NDLI: An efficient high speed RISC processor for convolution

Content Provider	IEEE Xplore Digital Library
Author	Pande, S.V. Bhirange, P.D.
Copyright Year	2015
Description	Author affiliation: Dept. of Electron. Eng., Bapurao Deshmukh Coll. of Eng., Sevagram, India (Pande, S.V.) \|\| Dept. of Electron. Eng., Suresh Deshmukh Coll. of Eng., Wardha, India (Bhirange, P.D.)
Abstract	Many algorithms have been design in order to accomplish an improved the performance of the filters by using the convolution design. The architecture of the proposed RISC CPU is a uniform 32-bit instruction format, single cycle non-pipelined processor. It has load/store architecture, where the operations will only be performed on registers, and not on memory locations. It follows the classical von-Neumann architecture with just one common memory bus for both instructions and data. A total of 27 instructions are designed in initial development step of the processor. The instruction set consists of Logical, Immediate, Jump, Load, store and HALT type of instruction. The combined advantages RISC processor such as high speed, low power, area efficient and operation-specific design possibilities have been analyzed. In this paper we have implemented 32 bit RISC processor to perform circular convolution at different modules of RISC processor like execute unit along with ALU, Instruction fetch along with instruction memory, decode unit, resistor unit, data memory has been implemented. The execution time to perform 4 bit circular convolution is found to be 270 ns. The execution time to execute the instruction is found to be 5 ns. In our paper, 3200 LUTs and 320 logic elements are used to implement 32 bit RISC processor which is found to be area efficient as compared to various designs.
Starting Page	1
Ending Page	7
File Size	1744279
Page Count	7
File Format	PDF
e-ISBN	9781479964802
DOI	10.1109/ISCO.2015.7282282
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-09
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reduced instruction set computing Convolution RISC Processor Conferences Process control Computer architecture Control systems Registers Area Efficient Circular Convolution
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Customized instruction set simulation for soft-core RISC processor

High speed data bus macro instruction set architecture

16-Bit RISC processor design for convolution application

Synthesis and Simulation of a 32Bit MIPS RISC Processor using VHDL

An architecture of the RISC processor for programmable controllers

HARP: a VLIW RISC processor

Towards a RISC instruction set architecture for the 32-bit VLIW DSP processor core

CIARP: Crypto instruction-aware RISC processor

A dual-issue RISC processor for multimedia signal processing

An efficient high speed RISC processor for convolution

Similar Documents

Customized instruction set simulation for soft-core RISC processor

High speed data bus macro instruction set architecture

16-Bit RISC processor design for convolution application

Synthesis and Simulation of a 32Bit MIPS RISC Processor using VHDL

An architecture of the RISC processor for programmable controllers

HARP: a VLIW RISC processor

Towards a RISC instruction set architecture for the 32-bit VLIW DSP processor core

CIARP: Crypto instruction-aware RISC processor

A dual-issue RISC processor for multimedia signal processing

An efficient high speed RISC processor for convolution