NDLI: High-performance multi/many-core network processing architectures with shared and private queues

Content Provider	IEEE Xplore Digital Library
Author	Falamarzi, R. Bahrambeigy, B. Ahmadi, M. Rajabzade, A.
Copyright Year	2015
Description	Author affiliation: Inf. Technol. Dept., Islamic Azad Univ. of Kermanshah, Kermanshah, Iran (Bahrambeigy, B.) \|\| Comput. Eng. Dept., Razi Univ., Kermanshah, Iran (Falamarzi, R.; Ahmadi, M.; Rajabzade, A.)
Abstract	Nowadays, the efficient and probabilistic data-structure named Bloom filter is widely used in network processing applications. Moreover, the parallel nature of Bloom filter has made it suitable for multi/many-core architectures. In this paper, two schemes called multi-core architecture with shared queue and multi-core architecture with private queue (both employing Bloom filter cores) are proposed and implemented on FPGA. The inherent parallelism in querying of packets and different number of cores (such as 1, 2, 4, 8 and 16 cores) are considered. Experimental results show that the multi-core architecture with private queue achieves higher throughput than the latter one. Furthermore, Bloom filter is also implemented on GPU (as many-core architecture) and the results are compared to the CPU only version. When the number of packets in GPU memory is 16384, the speedup achieved by GPU implementations using CUDA is about 274 times compared to CPU implementation. However FPGA results outperform GPU, so that the throughput of first architecture (shared queue) and second architecture (private queue) with 16 cores are respectively almost 5.5 and 7.1 times higher than GPU throughput.
Starting Page	1
Ending Page	6
File Size	534924
Page Count	6
File Format	PDF
ISBN	9781467374835
e-ISBN	9781467374859
DOI	10.1109/IKT.2015.7288757
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-05-26
Publisher Place	Iran
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multicore processing Instruction sets Multi-core/Many-core Processor Graphics processing units Field-Programmable Gate Arrays (FPGA) Graphics Processing Unit (GPU) Throughput Bloom filter Hardware Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimizing many-field packet classification on FPGA, multi-core general purpose processor, and GPU

FASTCUDA: Open Source FPGA Accelerator & Hardware-Software Codesign Toolset for CUDA Kernels

Molecular Docking on FPGA and GPU Platforms

High throughput implementations of cryptography algorithms on GPU and FPGA

Efficient parallel implementation of morphological operation on GPU and FPGA

Guppy: A GPU-like soft-core processor

Parralelization of non-linear & non-Gaussian Bayesian state estimators (Particle filters)

Parallelizing FPGA Technology Mapping Using Graphics Processing Units (GPUs)

Are Field-Programmable Gate Arrays Ready for the Mainstream?

High-performance multi/many-core network processing architectures with shared and private queues

Similar Documents

Optimizing many-field packet classification on FPGA, multi-core general purpose processor, and GPU

FASTCUDA: Open Source FPGA Accelerator &amp; Hardware-Software Codesign Toolset for CUDA Kernels

Molecular Docking on FPGA and GPU Platforms

High throughput implementations of cryptography algorithms on GPU and FPGA

Efficient parallel implementation of morphological operation on GPU and FPGA

Guppy: A GPU-like soft-core processor

Parralelization of non-linear & non-Gaussian Bayesian state estimators (Particle filters)

Parallelizing FPGA Technology Mapping Using Graphics Processing Units (GPUs)

Are Field-Programmable Gate Arrays Ready for the Mainstream?

High-performance multi/many-core network processing architectures with shared and private queues

FASTCUDA: Open Source FPGA Accelerator & Hardware-Software Codesign Toolset for CUDA Kernels