NDLI: Design of a low power, high speed and energy efficient 3 transistor XOR gate in 45nm technology using the conception of MVT methodology

Content Provider	IEEE Xplore Digital Library
Author	Dhar, K.
Copyright Year	2014
Description	Author affiliation: Dept. of Electron. & Telecommun. Eng., Jadavpur Univ., Kolkata, India (Dhar, K.)
Abstract	This paper puts forward the design of a low power, high speed and energy efficient XOR gate comprising only 3 transistors in 45nm technology using the conception of Mixed Threshold Voltage (MVT) methodology. On comparison with the conventional CMOS transistors, transmission gates and Complementary Pass-Transistor Logic (CPL), the proposed design showed a substantial amount of depreciation in Average Power consumption $(P_{avg}),$ Peak Power consumption $(P_{peak}),$ delay time, Power Delay Product (PDP) and Energy Delay Product (EDP), respectively. It has been found that Pavg is as small as $6.72×10^{-11}$ W while $P_{peak}$ is as small as $1.11×10^{-6}$ W. On further computation, it has been found that delay time is as low as 1.05pico second and hence PDP is as small as $7.07×10^{-23}$ Joule whereas EDP is as less as $7.45×10^{-35}$ Js for 0.9 volt power supply. In addition to this, due to reduced transistor count, surface area is also remarkably reduced. The simulation for the proposed design has been carried out in Tanner S PICE and the layout has been concocted in Microwind.
Starting Page	66
Ending Page	70
File Size	578523
Page Count	5
File Format	PDF
ISBN	9781479941919
e-ISBN	9781479941902
DOI	10.1109/ICCICCT.2014.6992931
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-07-10
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power demand Area Mixed Threshold Voltage (MVT) methodology Logic gates CMOS technology Threshold voltage Transistor count CMOS integrated circuits Delays Low power Transistors Energy efficient
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of a low power, high speed, energy efficient full adder using modified GDI and MVT scheme in 45nm technology

Design of an energy efficient, high speed, low power full subtractor using GDI technique

Differential high speed ultra low-voltage pass transistor boolean logic

Design analysis of XOR (4T) based low voltage CMOS full adder circuit

Design and analysis of FINFET pass transistor based XOR and XNOR circuits at 45 nm technology

Robust low-power CMOS precharge logic

Design of ultra low power novel 3-bit flash ADC in 45nm CMOS technology

Mixed-vth (MVT) CMOS circuit design methodology for low power applications (1999)

Low-power design towards implantable neural signal processor- energy efficiency analysis for near-threshold voltage circuits design

Design of a low power, high speed and energy efficient 3 transistor XOR gate in 45nm technology using the conception of MVT methodology

Similar Documents

Design of a low power, high speed, energy efficient full adder using modified GDI and MVT scheme in 45nm technology

Design of an energy efficient, high speed, low power full subtractor using GDI technique

Differential high speed ultra low-voltage pass transistor boolean logic

Design analysis of XOR (4T) based low voltage CMOS full adder circuit

Design and analysis of FINFET pass transistor based XOR and XNOR circuits at 45 nm technology

Robust low-power CMOS precharge logic

Design of ultra low power novel 3-bit flash ADC in 45nm CMOS technology

Mixed-vth (MVT) CMOS circuit design methodology for low power applications (1999)

Low-power design towards implantable neural signal processor- energy efficiency analysis for near-threshold voltage circuits design

Design of a low power, high speed and energy efficient 3 transistor XOR gate in 45nm technology using the conception of MVT methodology