NDLI: Design of speed and power efficient multipliers using vedic mathematics with VLSI implementation

Content Provider	IEEE Xplore Digital Library
Author	Patil, S. Manjunatha, D.V. Kiran, D.
Copyright Year	2014
Description	Author affiliation: Dept. of EEE, MSRSAS Bangalore, Bangalore, India (Kiran, D.) \|\| Dept. of ECE, Sir MVIT Bangalore, Bangalore, India (Patil, S.; Manjunatha, D.V.)
Abstract	Multipliers are the key components of systems viz. FIR filters, Microprocessors, Digital Signal Processors etc. which demands high performance. The performance of these applications mainly depends on the numbers of multiplication done in unit time. In real time multipliers the speed and power are the major criteria, thus faster and power efficient multipliers are needed. This paper focuses on the development of high speed, low power multipliers using Vedic Mathematics. The proposed multiplier architectures are based on the Urdhva and Nikhilam sutras of the Vedic Mathematics. The Urdhva multiplier generates the partial products and the sums in parallel. Hence, this multiplier reduces the carry propagation delay from LSB to MSB. The Nikhilam multiplier finds the compliment of the larger number of its nearest base, thus reduces the complexity in the multiplication. The proposed multipliers are designed using Carry save adder and implemented in 65nm CMOS Technology using ASIC methodology. The proposed Urdhva and Nikhilam multipliers achieve 60%, 77% improvement in speed and 37%, 50% improvement in power respectively, as compared with the power consumption of the conventional array multipliers.
Starting Page	1
Ending Page	6
File Size	294347
Page Count	6
File Format	PDF
e-ISBN	9781479954964
DOI	10.1109/ICAECC.2014.7002484
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-10-10
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CSA RCA Power demand High Speed Parallel Adders Vedic Multiplier Low Power Logic gates Mathematics Delays Arrays Adders
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of ultra low power multipliers using hybrid adders

Multipliers Using Low Power Adder Cells Using 180nm Technology

Implementation of a high speed multiplier using carry lookahead adders

High speed integer multiplier designs for reconfigurable systems

Energy efficient implementation of parallel CMOS multipliers with improved compressors

VLSI implementation of reduced complexity wallace multiplier using energy efficient CMOS full adder

High speed and area efficient vedic multiplier

Design of area efficient and low power multipliers using multiplexer based full adder

Energy efficient implementation of parallel CMOS multipliers with improved compressors

Design of speed and power efficient multipliers using vedic mathematics with VLSI implementation

Similar Documents

Design of ultra low power multipliers using hybrid adders

Multipliers Using Low Power Adder Cells Using 180nm Technology

Implementation of a high speed multiplier using carry lookahead adders

High speed integer multiplier designs for reconfigurable systems

Energy efficient implementation of parallel CMOS multipliers with improved compressors

VLSI implementation of reduced complexity wallace multiplier using energy efficient CMOS full adder

High speed and area efficient vedic multiplier

Design of area efficient and low power multipliers using multiplexer based full adder

Energy efficient implementation of parallel CMOS multipliers with improved compressors

Design of speed and power efficient multipliers using vedic mathematics with VLSI implementation