NDLI: Analysis and comparison of variations in double edge triggered flip-flops

Content Provider	IEEE Xplore Digital Library
Author	Alioto, M. Consoli, E. Palumbo, G.
Copyright Year	2014
Description	Author affiliation: Maxim Integrated Products Catania, Catania, Italy (Consoli, E.) \|\| DIEEI, Univ. of Catania, Catania, Italy (Palumbo, G.) \|\| ECE - Nat. Univ. of Singapore, Singapore, Singapore (Alioto, M.)
Abstract	In this paper, the impact of variations on the most representative double-edge triggered flip-flop (FF) topologies is comparatively evaluated in 65-nm CMOS. The analysis explicitly considers fundamental sources of variations such as process, voltage and temperature (PVT) variations. For each FF topology, the variations of the performance, the energy per cycle and the leakage power are statistically evaluated through Monte Carlo simulations. The analysis explicitly includes the important impact of layout parasitics in different respects. First, they are accounted for in the circuit optimization loop, rather than being considered an afterthought. In addition, interconnect variations are explicitly considered in the statistical characterization of the flip-flops. Results for the different FF topologies are compared to identify the potential advantages and drawbacks of each topology. To gain an insight into the impact of transistor sizing and load, each FF topology is analyzed under a wide range of design targets and loads. The conclusions of the analysis are a useful tool to assist the designer in the preliminary variation budgeting before detailed circuit design, as well as in selecting the most appropriate topology for a targeted application.
Starting Page	1
Ending Page	6
File Size	6506296
Page Count	6
File Format	PDF
ISBN	9781479953998
DOI	10.1109/VARI.2014.6957076
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-29
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Temperature sensors Sensitivity Delays Topology Transistors Standards Flip-flops
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

PVT variations in differential flip-flops: A comparative analysis

Variability budgetin pulsed flip-flops

Differential Edge-Triggered Flip-Flops Using Neuron-MOS Transistors

2 GHz low power double edge triggered flip-flop in 65nm CMOS technology

Performance comparison of 5 subthreshold CMOS flip-flops under process-, voltage-, and temperature variations, based on netlists from layout

Engery-Efficient Double-Edge Triggered Flip-Flop Design

Low-Power Double Edge-Triggered Flip-Flop Circuit Design

High performance low power dual edge triggered static D flip-flop

A new structure of low-power and low-voltage double-edge triggered flip-flop

Analysis and comparison of variations in double edge triggered flip-flops

Similar Documents

PVT variations in differential flip-flops: A comparative analysis

Variability budgetin pulsed flip-flops

Differential Edge-Triggered Flip-Flops Using Neuron-MOS Transistors

2 GHz low power double edge triggered flip-flop in 65nm CMOS technology

Performance comparison of 5 subthreshold CMOS flip-flops under process-, voltage-, and temperature variations, based on netlists from layout

Engery-Efficient Double-Edge Triggered Flip-Flop Design

Low-Power Double Edge-Triggered Flip-Flop Circuit Design

High performance low power dual edge triggered static D flip-flop

A new structure of low-power and low-voltage double-edge triggered flip-flop

Analysis and comparison of variations in double edge triggered flip-flops