NDLI: A Low Latency High-Throughput Elementary Function Generator Based on Enhanced Double Rotation CORDIC

Content Provider	IEEE Xplore Digital Library
Author	Lingxuan Deng Junshe An
Copyright Year	2014
Description	Author affiliation: Nat. Space Sci. Center, Beijing, China (Lingxuan Deng; Junshe An)
Abstract	Coordinate Rotation Digital Computer (CORDIC) algorithm is well known and widely used in many computer systems due to its simplicity and the variety of functions it provides. Although CORDIC is known to be able to work in several modes and coordinate to provide elementary functions including trigonometric and transcendental functions, most proposed CORDIC enhancement and application were only limited to a single or only a few modes, and that does not help to build a CORDIC coprocessor that works in all modes. This paper presents an enhanced version of double rotation method which is a scaling-free and redundant arithmetic based CORDIC variation. The proposed algorithm has been implemented and it is shown that the new architectures have great advantage on both FPGA and ASIC platforms and are extremely attractive for high precision and high performance computing.
Starting Page	125
Ending Page	130
File Size	418419
Page Count	6
File Format	PDF
ISBN	9780769553191
DOI	10.1109/SCAC.2014.33
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-07-26
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Signed-digit Redundant arithmetic Elementary function FPGA Vectors CORDIC ASIC Coprocessor Computer architecture Hardware Double rotation Adders Field programmable gate arrays Coprocessors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A novel high-speed low-power binary signed-digit adder

Performance analysis of double digit decimal multiplier on various FPGA logic families

Quaternary High Performance Arithmetic Logic Unit Design

A FPGA based square-root coprocessor

High performance, low latency double digit decimal multiplier on ASIC and FPGA

High-Throughput Finite Field Multipliers Using Redundant Basis for FPGA and ASIC Implementations

An area efficient multiplexer based CORDIC

FPGA implementation of elementary generalized unitary rotation with CORDIC based architecture

An FPGA implementation of NIST 256 prime field ECC processor

A Low Latency High-Throughput Elementary Function Generator Based on Enhanced Double Rotation CORDIC

Similar Documents

A novel high-speed low-power binary signed-digit adder

Performance analysis of double digit decimal multiplier on various FPGA logic families

Quaternary High Performance Arithmetic Logic Unit Design

A FPGA based square-root coprocessor

High performance, low latency double digit decimal multiplier on ASIC and FPGA

High-Throughput Finite Field Multipliers Using Redundant Basis for FPGA and ASIC Implementations

An area efficient multiplexer based CORDIC

FPGA implementation of elementary generalized unitary rotation with CORDIC based architecture

An FPGA implementation of NIST 256 prime field ECC processor

A Low Latency High-Throughput Elementary Function Generator Based on Enhanced Double Rotation CORDIC