NDLI: Challenges and progress toward a silicon-based multi-microring optical network-on-chip

Content Provider	IEEE Xplore Digital Library
Author	Andriolli, N. Cerutti, I. Pintus, P. Scaffardi, M. Marini, D. Montanari, G.B. Mancarella, F. Ferri, M. Balboni, R. Bolognini, G.
Copyright Year	2014
Description	Author affiliation: Scuola Superiore Sant'Anna, Pisa, Italy (Andriolli, N.; Cerutti, I.; Pintus, P.) \|\| Lab. MIST E-R, Bologna, Italy (Montanari, G.B.) \|\| IMM Inst., Consiglio Naz. delle Ric., Bologna, Italy (Marini, D.; Mancarella, F.; Ferri, M.; Balboni, R.; Bolognini, G.) \|\| CNIT, Pisa, Italy (Scaffardi, M.)
Abstract	This paper presents an integrable optical network-on-chip based on multiple microrings, named multimicroring (MMR). The network consists of a central resonating microring with local microrings connected to the input/output ports. Multiple parallel communications can be supported through wavelength division multiplexing by properly tuning local microrings. The paper reports progress towards the realization and control of the MMR network-on-chip using a silicon-based CMOS compatible platform. Strained silicon is selected and demonstrated to be a valid material for realizing integrated devices suitable for packet switching. Then a mathematical model based on the transfer matrix method is used to assess the MMR physical performance, showing that the network is robust to crosstalk. Finally a novel scheduling framework is proposed for arbitrating the packet transmissions. Simulation results of the network performance indicate that adding tunability to the transmitters allows full exploitation of WDM multiplexing, leading to a significant reduction of the packet latency.
Starting Page	1
Ending Page	5
File Size	778150
Page Count	5
File Format	PDF
ISBN	9781479952809
DOI	10.1109/EuCNC.2014.6882631
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-23
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decision support systems All-optical networks Integrated optics Optical switching devices
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Silicon-based all-optical multi microring network-on-chip.

Experimental demonstration of bidirectional transmissions in a photonic integrated network on chip with bus topology

A 3x3 Switch Exploiting an Optical Vortex Beam Emitter based on a Silicon Three-Grating Microring

A silicon photonics network-on-chip architecture based on mode and wavelength switching

50 Gbit/s wavelength division multiplexing using silicon microring modulators

All-optical label processing and swapping in packet switched networks: Opportunities for silicon photonics

A Universal Method for Constructing N-Port Nonblocking Optical Router for Photonic Networks-On-Chip

Multi-wavelength message routing in a non-blocking four-port bidirectional switch fabric for silicon photonic networks-on-chip

On-chip integrated interrogator based on silicon microring resonator

Challenges and progress toward a silicon-based multi-microring optical network-on-chip

Similar Documents

Silicon-based all-optical multi microring network-on-chip.

Experimental demonstration of bidirectional transmissions in a photonic integrated network on chip with bus topology

A 3x3 Switch Exploiting an Optical Vortex Beam Emitter based on a Silicon Three-Grating Microring

A silicon photonics network-on-chip architecture based on mode and wavelength switching

50 Gbit/s wavelength division multiplexing using silicon microring modulators

All-optical label processing and swapping in packet switched networks: Opportunities for silicon photonics

A Universal Method for Constructing N-Port Nonblocking Optical Router for Photonic Networks-On-Chip

Multi-wavelength message routing in a non-blocking four-port bidirectional switch fabric for silicon photonic networks-on-chip

On-chip integrated interrogator based on silicon microring resonator

Challenges and progress toward a silicon-based multi-microring optical network-on-chip