NDLI: ASIC Design of Reversible Multiplier Circuit

Content Provider	IEEE Xplore Digital Library
Author	Hatkar, A.P. Hatkar, A.A. Narkhede, N.P.
Copyright Year	2014
Description	Author affiliation: Electron. Eng. Dept., Shri Ramdeobaba Coll. of Eng. & Manage., Nagpur, India (Narkhede, N.P.) \|\| E&TC Eng. Dept., Sir Visvesvaraya Inst. of Technol., Nasik, India (Hatkar, A.P.; Hatkar, A.A.)
Abstract	Reversible logic is very much in demand for the future computing technologies as they are known to produce low power dissipation having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and Optical Computing. Adders and multipliers are fundamental building blocks in many computational units. In this paper we have presented and implemented reversible Wallace signed multiplier circuit in ASIC through modified Baugh-Wooley approach using standard reversible logic gates/cells, based on complementary pass-transistor logic and have been validated with simulations, a layout vs. Schematic check, and a design rule check. It is proved that the proposed multiplier is better and optimized, compared to its existing counterparts with respect to the number of gates, constant inputs, garbage outputs, hardware complexity, and number of transistors required. It has also been shown in Cadence's tools that the reversible multiplier outperform the irreversible multiplier in terms of power dissipation.
Sponsorship	IEEE Bombay Sect.
Starting Page	47
Ending Page	52
File Size	1778918
Page Count	6
File Format	PDF
ISBN	9781479921027
DOI	10.1109/ICESC.2014.16
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-09
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Baugh-Wooley approach Standard reversible logic cells Layout Reversible logic Logic gates Low Power CMOS Hardware Vectors Power dissipation Complexity theory Transistors Wallace signed multiplier
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in