NDLI: Research of 25 Hz phase sensitive track circuit signal based on CORDIC algorithm

Content Provider	IEEE Xplore Digital Library
Author	Yao Rui Dai Shenghua Li Zhengjiao
Copyright Year	2013
Description	Author affiliation: Sch. of Electron. & Inf. Eng., Beijing Jiaotong Univ., Beijing, China (Yao Rui; Dai Shenghua; Li Zhengjiao)
Abstract	This paper presents that the CORDIC algorithm can produce 25Hz phase sensitive track circuit signal by theoretical analysis, simulation and implementation to solve big volume, noisy and poor precision of the inverter. It theoretically proves that the CORDIC algorithm simulation based on Matlab which applies to produce 25Hz phase sensitive track circuit signal is feasible. By designing experimental platform based on the ARM processor, we produce two different phases of 25Hz sine wave signals outputting from the experiment which phases differ by 90 degrees. It provides the improvement of CORDIC algorithm by analyzing and comparing the arithmetic speeds of floating-point number and fixed-point number. Combining theoretical analysis and calculation, it shows that the improved CORDIC algorithm can achieve the maximum frequency of output signal. Experimental waveforms and experimental data show that the voltage of 25Hz phase sensitive track circuit based on the CORDIC algorithm has the ability of driving binary two track relay. In the end, this paper proves that the improvement of CORDIC algorithm is feasible to produce 25Hz sine signal.
Starting Page	159
Ending Page	162
File Size	260620
Page Count	4
File Format	PDF
DOI	10.1109/ICIRT.2013.6696286
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-08-30
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Floating- Point Calculation Power supplies 25 Hz Phase Sensitive Track Circuit Educational institutions Vectors Rail transportation Inverters CORDIC ARM MATLAB
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in