NDLI: Joint detection-decoding of majority-logic decodable nonbinary LDPC coded modulation systems: An iterative noise reduction algorithm

Content Provider	IEEE Xplore Digital Library
Author	Shancheng Zhao Xuepeng Wang Teng Wang Baoming Bai Xiao Ma
Copyright Year	2013
Description	Author affiliation: Dept. of ECE, Sun Yat-sen Univ., Guangzhou, China (Shancheng Zhao; Teng Wang; Xiao Ma) \|\| State Key Lab. of ISN, Xidian Univ., Xi'an, China (Xuepeng Wang; Baoming Bai)
Abstract	In this paper, we present a low-complexity iterative joint detection-decoding algorithm for majority-logic decodable nonbinary LDPC coded modulation systems. In the proposed algorithm, a hard-in-hard-out decoder is combined with a hard-decision signal detector in an iterative manner. Each iteration consists of five phases. Firstly, the detector makes hard decisions based on the iteratively updated “received” signals; secondly, these hard-decisions are distributed via variable nodes to check nodes; thirdly, check nodes compute hard extrinsic messages; fourthly, each variable node counts hard extrinsic messages from its adjacent check nodes and feeds back to the detection node the symbol with the most votes as well as the difference between the most votes and the second most votes; finally, these feedbacks are used to shift each “received” signal point along an estimated direction to possibly reduce noise. The proposed algorithm requires only integer operations and finite field operations. Simulation results show that the proposed algorithm performs well and hence serves as an attractive candidate to decode majority-logic decodable nonbinary LDPC codes.
Starting Page	412
Ending Page	416
File Size	205063
Page Count	5
File Format	PDF
ISBN	9781479910434
DOI	10.1109/ChinaSIP.2013.6625372
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-07-06
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	FFT-QSPA Coded modulation Majority-logic decodable Noise reduction algorithm Nonbinary LDPC codes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in