NDLI: Secure remote updating of bitstream in partial reconfigurable embedded systems based on FPGA

Content Provider	IEEE Xplore Digital Library
Author	Tran Thanh Vu Huu Tiep Tran Hoang Vu Pham Ngoc Nam Nguyen Van Cuong
Copyright Year	2013
Description	Author affiliation: Sch. of Electron. & Telecommun., Ha Noi Univ. of Sci. & Technol., Ha Noi, Vietnam (Tran Thanh; Vu Huu Tiep; Tran Hoang Vu; Pham Ngoc Nam) \|\| Fac. of Electron. & Telecommun., Da Nang Univ. of Technol., Da Nang, Vietnam (Nguyen Van Cuong)
Abstract	Intellectual Property protection on FPGAs is a major challenge for FPGA manufacturers. Adding security features to the FPGA is not difficult but there is no consistency among the different manufacturers. Meanwhile, more features will increase resource costs and product prices, forcing users to pay for all these features even if they do not use them. As a result, decoders are often not integrated inside low-cost FPGAs. To protect an FPGA-based system of this kind, we must build separate security solutions. This paper presents the importance of bit stream security, including a number of attack scenarios and FPGA bitstream security methods. We introduced bitstream encryption and authentication solutions in partial reconfigurable embedded systems based on the MicroBlaze soft-core processor aimed at improving the flexibility of the system. The highlight of our solution is that it can be applied to systems that use embedded processor. This is most practical when using shared resources (soft-core processors, memory...) for different target applications.
Sponsorship	IEEE Vietnam Sect.
Starting Page	152
Ending Page	156
File Size	614546
Page Count	5
File Format	PDF
ISBN	9781467320870
e-ISBN	9781467320887
DOI	10.1109/ComManTel.2013.6482382
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-21
Publisher Place	Vietnam
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Partial reconfigurable Embedded systems Embedded system Authentication Hardware Encryption Field programmable gate arrays Bitstream security
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in