NDLI: Module Placement Using Constraint Programming in Run-Time Reconfigurable Systems

Content Provider	IEEE Xplore Digital Library
Author	Wold, A. Agne, A. Torresen, J.
Copyright Year	2014
Description	Author affiliation: Dept. of Inf., Univ. of Oslo, Oslo, Norway (Wold, A.; Torresen, J.) \|\| Comput. Eng. Dept., Univ. of Paderborn, Paderborn, Germany (Agne, A.)
Abstract	Run-time reconfiguration has the potential to allow reuse of resources and the reduce cost of FPGA-based systems. To compute feasible placement locations for PR modules in such systems, multiple constraints have to be evaluated. This includes unused area, placement of heterogeneous resources and communication requirements of the PR module. To improve resource utilization, both polyomino shaped PR modules and PR modules with layout variants have been suggested. In order to compute placement locations for relocatable PR modules, the embedded system has to perform more computation. In this paper, our main target is to demonstrate a constraint solver which computes placement positions at run-time. We have measured the performance of the constraint solver when executed on a MicroBlaze soft CPU. Our experiments show execution times within 30ms when executing the constraint solver on a MicroBlaze soft CPU. The results show that it is indeed feasible to compute placement positions at run time for relocatable PR modules using a constraint solver.
Starting Page	287
Ending Page	292
File Size	315654
Page Count	6
File Format	PDF
e-ISBN	9781479941162
DOI	10.1109/IPDPSW.2014.39
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-05-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational modeling Layout FPGA XML Constraint programming Reconfigurable computing Mathematical model Resource management Field programmable gate arrays Equations Relocatable PR modules
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Component based design using constraint programming for module placement on FPGAs

Thermal Aware Module Placement for Heterogeneous 3D-IC Based FPGAs

Generation of hardware modules for run-time reconfigurable hybrid CPU/FPGA systems

Hardware module reuse and runtime assembly for dynamic management of reconfigurable resources

Design and Performance of a Grid of Asynchronously Clocked Run-Time Reconfigurable Modules on a FPGA

A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration

Temporal Placement for Run-Time Reconfiguration

Automated placement of reconfigurable regions for relocatable modules

2007 international symposium on field-programmable custom computing machines enhancing relocatability of partial bitstreams for run-time reconfiguration.

Module Placement Using Constraint Programming in Run-Time Reconfigurable Systems

Similar Documents

Component based design using constraint programming for module placement on FPGAs

Thermal Aware Module Placement for Heterogeneous 3D-IC Based FPGAs

Generation of hardware modules for run-time reconfigurable hybrid CPU/FPGA systems

Hardware module reuse and runtime assembly for dynamic management of reconfigurable resources

Design and Performance of a Grid of Asynchronously Clocked Run-Time Reconfigurable Modules on a FPGA

A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration

Temporal Placement for Run-Time Reconfiguration

Automated placement of reconfigurable regions for relocatable modules

2007 international symposium on field-programmable custom computing machines enhancing relocatability of partial bitstreams for run-time reconfiguration.

Module Placement Using Constraint Programming in Run-Time Reconfigurable Systems