NDLI: An analytical framework for area and switching power optimization of a fixed-point FFT algorithm

Content Provider	IEEE Xplore Digital Library
Author	Kabi, B. Mohanty, R. Sahoo, S. Routray, A.
Copyright Year	2014
Description	Author affiliation: Adv. Technol. Dev. Center, Indian Inst. of Technol., Kharagpur, Kharagpur, India (Kabi, B.; Mohanty, R.) \|\| Dept. of Electr. Eng., Indian Inst. of Technol., Kharagpur, Kharagpur, India (Sahoo, S.; Routray, A.)
Abstract	Predominantly all signal processing algorithms are developed with floating-point arithmetic. However for low power and real-time applications they are finally implemented on embedded systems with fixed-point arithmetic. Implementation of signal processing algorithm in fixed-point arithmetic involves a floating-point to fixed-point conversion process. Wordlength optimization plays a significant role in this conversion process, reducing area, power and latency while maintaining the accuracy constraint. Simulation and analytical approaches are two techniques used for optimizing the wordlengths. In simulation based approach a new fixed-point simulation is required to run for every modified wordlength. Bit true (fixed-point) simulations are not necessary to run for analytical based wordlength optimization methods. Therefore this approach requires the derivation of the cost model and the performance (signal to quantization noise ratio) as a function of wordlengths of different variables of the algorithm. Hence in this paper we have carried out a detailed study on the derivation of the cost model for fixed-point FFT algorithm. Cost models under various quantization modes are discussed and compared.
Starting Page	276
Ending Page	281
File Size	8077004
Page Count	6
File Format	PDF
e-ISBN	9781479926084
DOI	10.1109/TechSym.2014.6808060
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-02-28
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Quantization (signal) Power demand Accuracy Signal to quantization noise ratio (SQNR) Fixed-point FFT Noise Wordlength optimization Signal processing algorithms Switches Cost model Switching power Optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in