NDLI: Research on DP/PA Coupler Based on Specific Agreement Chip

Content Provider	IEEE Xplore Digital Library
Author	Li Min Qingjin Meng Shaoyun Wang
Copyright Year	2009
Abstract	The foreign DP/PA coupler is realized by SIM1 + MCU chip, with a large number of procedures and codes completed by the software, which is very complicated, and technology is confidential. The paper puts forward a design method that we use the smart agreement chip SPC3 and SPC4 as the core to realize the function of the coupler, and use AT89S52 single-chip to control them. These chips are integrated of DP/PA agreement, so it is easier to achieve. And according to this design, we build the hardware, and complete the connection of DP and PA slave respectively in the laboratory. In addition through programming in Keil compiler environment, we accomplish the initialization of SPC3 and SPC4, interrupt handling, as well as DP/PA slave communication test. The experiment shows that the program achieves a satisfactory effect and we try to isolate transmission signal and 3.3V/5V power supply.
Starting Page	84
Ending Page	88
File Size	295838
Page Count	5
File Format	PDF
ISBN	9780769539300
e-ISBN	9781424454235
DOI	10.1109/IFCSTA.2009.27
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-12-25
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Couplings Latches Field buses Communication system control Automatic control Control systems Signal generators Physical layer Hardware Decoding
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The Controller Design Based on Fieldbus and System-on-Chip

Automatic Self-Reconfiguration of System-on-Chip Peripherals

Bus Transactions in Microprocessor-based Systems using the Second-order Extened Physical Addressing

Development of Multifunctional Controller Based on PROFIBUS-DP

Real-time property analysis of single master DP/PA hybrid network control system

Interfacing in microprocessor-based systems with an advanced physical addressing

Foundation Fieldbus H1 physical layer diagnosis improvement

Application research on OPC server based on multi-fieldbus

A new design of DCS based on PC and fieldbus

Research on DP/PA Coupler Based on Specific Agreement Chip

Similar Documents

The Controller Design Based on Fieldbus and System-on-Chip

Automatic Self-Reconfiguration of System-on-Chip Peripherals

Bus Transactions in Microprocessor-based Systems using the Second-order Extened Physical Addressing

Development of Multifunctional Controller Based on PROFIBUS-DP

Real-time property analysis of single master DP/PA hybrid network control system

Interfacing in microprocessor-based systems with an advanced physical addressing

Foundation Fieldbus H1 physical layer diagnosis improvement

Application research on OPC server based on multi-fieldbus

A new design of DCS based on PC and fieldbus

Research on DP/PA Coupler Based on Specific Agreement Chip