NDLI: Comparison of dual rail and an enhanced bundled data asynchronous protocols noise robustness in the GALS NoC link application

Content Provider	IEEE Xplore Digital Library
Author	Moghaddam, S.A. Mohammadi, S. Maralani, P.J.
Copyright Year	2009
Description	Author affiliation: School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran (Moghaddam, S.A.; Mohammadi, S.; Maralani, P.J.)
Abstract	Asynchronous protocols exhibit various noise robustness and when used in GALS NoC links, they can directly affect the signal integrity. In this paper we study the noise robustness of two well-known asynchronous protocols, namely Dual-Rail (DRP) and Bundled-Data (BDP) in the GALS NoC links, and subsequently confirm our claims through simulations. We apply an enhanced version of BDP and DRP to 32/64 parallel line links, show results in terms of noise robustness using global interconnect features, specified in the ITRS roadmap for 32nm technology. The simulation results for two thousand random generated inputs show that the number and the amplitude of noise glitches over ‘0’ state lines as well as the required threshold voltage needed for avoiding errors in BDP link are much lower than in DRP's. Therefore, BDP links can present better signal integrity features and have less overhead compared to DRP's, employing only some simple noise reduction techniques and more timing adjustment effort.
Starting Page	236
Ending Page	241
File Size	447514
Page Count	6
File Format	PDF
ISBN	9781424442614
DOI	10.1109/CSICC.2009.5349421
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-20
Publisher Place	Iran
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Rails Protocols Network-on-a-chip Noise reduction Threshold voltage Noise robustness Noise generators Timing Random number generation Noise level
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A High Throughput Low Power FIFO Used for GALS NoC Buffers

A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application

Design of a Quaternary Single-Ended Current-Mode Circuit for an Energy-Efficient Inter-chip Asynchronous Communication Link

A High Level Implementation of a High Performance Data Transfer Interface for NoC

On dual-rail control logic for enhanced circuit robustness.

High robustness energy- and area-efficient dynamic-voltage-scaling 4-phase 4-rail asynchronous-logic Network-on-Chip (ANoC)

History-Based Dynamic Voltage Scaling with Few Number of Voltage Modes for GALS NoC

Application of semiconductor noise generators for random binary sequences producing

High-Throughput Compact Delay-Insensitive Asynchronous NoC Router

Comparison of dual rail and an enhanced bundled data asynchronous protocols noise robustness in the GALS NoC link application

Similar Documents

A High Throughput Low Power FIFO Used for GALS NoC Buffers

A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application

Design of a Quaternary Single-Ended Current-Mode Circuit for an Energy-Efficient Inter-chip Asynchronous Communication Link

A High Level Implementation of a High Performance Data Transfer Interface for NoC

On dual-rail control logic for enhanced circuit robustness.

High robustness energy- and area-efficient dynamic-voltage-scaling 4-phase 4-rail asynchronous-logic Network-on-Chip (ANoC)

History-Based Dynamic Voltage Scaling with Few Number of Voltage Modes for GALS NoC

Application of semiconductor noise generators for random binary sequences producing

High-Throughput Compact Delay-Insensitive Asynchronous NoC Router

Comparison of dual rail and an enhanced bundled data asynchronous protocols noise robustness in the GALS NoC link application