NDLI: Distributed control for reconfigurable FPGA systems: A high-level design approach

Content Provider	IEEE Xplore Digital Library
Author	Trabelsi, C. Meftali, S. Dekeyser, J.
Copyright Year	2012
Description	Author affiliation: INRIA Lille Nord Europe - LIFL - Universite Lille 1, Lille, France (Trabelsi, C.; Meftali, S.; Dekeyser, J.)
Abstract	Due to their exponential complexity, designing adaptation control for Reconfigurable Systems-on-Chip (RSoC) is becoming one of the most challenging tasks, resulting in longer design cycles and increased time-to-market. This paper addresses this issue and proposes a novel adaptation control design approach for FPGA-based reconfigurable systems aiming to increase design productivity. This approach combines control distribution and high-level modeling in order to decrease design complexity and enhance design reuse and scalability. Control distribution is based on allocating local control aspects (monitoring, decision and reconfiguration) to distributed controllers, while respecting global system constraints/objectives using a coordinator. High-level modeling makes use of Model-Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard in order to move from high level models to automatic code generation, which significantly simplifies the control design. The proposed design approach is integrated in a model-driven RSoC design flow and allows to model adaptation aspects at different design levels: application, architecture, allocation and deployment, which allows to target a wide range of control requirements. In order to validate our approach, a video processing application was implemented on a reconfigurable system that contained four distributed hardware controllers.
Starting Page	1
Ending Page	8
File Size	272673
Page Count	8
File Format	PDF
ISBN	9781467325707
e-ISBN	9781467325721
e-ISBN	9781467325714
DOI	10.1109/ReCoSoC.2012.6322871
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-07-09
Publisher Place	United Kingdom
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	UML MARTE Adaptation models Control design Reconfiguration control Unified modeling language FPGA Complexity theory High-level modeling Distributed control Hardware Partial dynamic reconfiguration Monitoring Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High level design of adaptive distributed controller for partial dynamic reconfiguration in FPGA

Model-driven design flow for distributed control in reconfigurable FPGA systems

High-level modelling and automatic generation of dynamicaly reconfigurable systems

IP-XACT and marte based approach for partially reconfigurable systems-on-chip

High Level Design of adaptive distributed controller for Partial Dynamic reconfiguration in FPGA

Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis

Semi-distributed Control for FPGA-based Reconfigurable Systems

Enabling partially reconfigurable IP cores parameterisation and integration using MARTE and IP-XACT

High Level Design of adaptive distributed controller for Partial Dynamic reconfiguration in FPGA

Distributed control for reconfigurable FPGA systems: A high-level design approach

Similar Documents

High level design of adaptive distributed controller for partial dynamic reconfiguration in FPGA

Model-driven design flow for distributed control in reconfigurable FPGA systems

High-level modelling and automatic generation of dynamicaly reconfigurable systems

IP-XACT and marte based approach for partially reconfigurable systems-on-chip

High Level Design of adaptive distributed controller for Partial Dynamic reconfiguration in FPGA

Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis

Semi-distributed Control for FPGA-based Reconfigurable Systems

Enabling partially reconfigurable IP cores parameterisation and integration using MARTE and IP-XACT

High Level Design of adaptive distributed controller for Partial Dynamic reconfiguration in FPGA

Distributed control for reconfigurable FPGA systems: A high-level design approach