NDLI: Hamming Encoding and Decoding Algorithms for TDCS and WDCS Design

Content Provider	IEEE Xplore Digital Library
Author	Sharma, M. Singh, G.
Copyright Year	2015
Description	Author affiliation: Dept. of Electron. & Commun., Lovely Prof. Univ., Jalandhar, India (Sharma, M.; Singh, G.)
Abstract	Error detection and Error correction are techniques that allow reliable delivery of information data over Communication channels in Transform Domain and Wavelet Domain communication Systems. In Communication Systems many communication channels are subject to noise and other Errors due to the channel, and thus errors may be there during transmission process from the Transmitter to a receiver. Error detection methods allow detecting such type of errors, while error correction process enables recovering of the original data. Hamming code is known for its single-bit error detection capability & Error correction capability. To provide such a capability, it introduces 4 redundancy bits in a 8-bit data item. These redundancy bits are to be interspersed at bit positions two the power n (n = 0, 1, 2, 3) with the original information. After Error detection & Error correction process, if any, the data bits have to be reassembled by removing the redundancy bits. In the proposed TDCS-WDCS hamming code up gradation the redundancy bits will be appended at the end of data bits. This removes the overhead of interspersing the added redundant bits at the TDCS-WDCS transmitter and their removal at the TDCSWDCS receiver.
Sponsorship	IETE Gwalior Sub Center
Starting Page	393
Ending Page	396
File Size	148758
Page Count	4
File Format	PDF
e-ISBN	9781479917976
DOI	10.1109/CSNT.2015.199
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-04-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hamming Code Communication systems Redundancy WDCS Receivers TDCS Parity check codes Encoding Bit Error Error correction Decoding
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improved Hamming Code for Error Detection and Correction

Optimum cycle redundancy-check codes with 16-bit redundancy

Design of (15, 11) Hamming Code Encoding and Decoding System Based on FPGA

A Novel Approach to Improving Burst Errors Correction Capability of Hamming Code

Design of Concatenated Fountain Code in Deep Space Communication

Modified Hamming Codes to Enhance Short Burst Error Detection in Semiconductor Memories (Short Paper)

Bit Error Recovery in ECOC Systems through LDPC Codes

Integrated interleaving ECC and high dimensional parity codes

Parity-check-bit-inserted turbo code

Hamming Encoding and Decoding Algorithms for TDCS and WDCS Design

Similar Documents

Improved Hamming Code for Error Detection and Correction

Optimum cycle redundancy-check codes with 16-bit redundancy

Design of (15, 11) Hamming Code Encoding and Decoding System Based on FPGA

A Novel Approach to Improving Burst Errors Correction Capability of Hamming Code

Design of Concatenated Fountain Code in Deep Space Communication

Modified Hamming Codes to Enhance Short Burst Error Detection in Semiconductor Memories (Short Paper)

Bit Error Recovery in ECOC Systems through LDPC Codes

Integrated interleaving ECC and high dimensional parity codes

Parity-check-bit-inserted turbo code

Hamming Encoding and Decoding Algorithms for TDCS and WDCS Design