NDLI: Multilevel converter topology for solar PV based grid-tie inverters

Content Provider	IEEE Xplore Digital Library
Author	Sarwar, A. Asghar, M.S.J.
Copyright Year	2010
Description	Author affiliation: Electrical Engineering Department, Aligarh Muslim University, Aligarh, India-202002 (Sarwar, A.; Asghar, M.S.J.)
Abstract	A solar PV based grid tie inverters are used for dc-ac conversion. The conventional line commutated ac-to-dc inverters have square-shaped line current which contains higher-order harmonics. The line current with the high harmonic contents generates EMI and moreover it causes more heating of the core of distribution/ power transformers. Alternatively, PWM based inverters using MOSFET/IGBT switches are also used for the same purpose. However, apart from higher switching losses, the power handling capability and reliability of these devices are quite low in comparison to thyristors/ SCR. Nevertheless, the conventional thyristor based forced commutated inverters are not suitable for PWM applications due to the problems of commutation circuits. A pure sinusoidal line current or waveform with low harmonic contents is the most desirable for grid tie inverters. In the present work, various multilevel line commutated inverter topologies has been proposed and analyzed which improves the wave shape and hence reduces the total harmonic distortion (THD) of the line current in a grid tie line commutated inverter. The scheme has successfully been implemented and tested. Moreover, the performance of the proposed topology is far better than the conventional line-commutated inverter. It reduces THD, losses, switching stress and EMI.
Starting Page	501
Ending Page	506
File Size	363802
Page Count	6
File Format	PDF
ISBN	9781424493784
e-ISBN	9781424493807
DOI	10.1109/ENERGYCON.2010.5771733
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-18
Publisher Place	Bahrain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electrical engineering Thyristors Total harmonic distortion Switches Multilevel inverter Harmonic analysis Inverters Grid tie inverter Power harmonic filters
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in