NDLI: BPTC (196,96) code simulation and implementation in C-code DSP chip

Content Provider	IEEE Xplore Digital Library
Author	Yi Hua Chen Jue Hsuan Hsiao Kun Feng Lin Chun Chun Yeh
Copyright Year	2011
Description	Author affiliation: Oriental Institute of Technology, Institute of Information and Communication Engineering, Chinese Taipei (Yi Hua Chen; Jue Hsuan Hsiao; Kun Feng Lin; Chun Chun Yeh)
Abstract	This study discussed the decoding mechanism of block product turbo code (BPTC) (196,96) and analyzed its efficiency, used the Hamming (15,11) and Hamming (13,9) block channel code combinations and block interleaving to construct a BPSK modulation and BPTC (196,96) coding system in the concept of feedback encoding in turbo code. The system is based on the Analog Device DSP platform, the C code is used to simulate BPSK modulation and demodulation module, AWGN channel module, BPTC (196,96) coding module to construct a wireless communication system, so as to observe its coding efficiency, and compare its complexity and coding gain with one-dimension Hamming code (15,11). This study also discussed the physical mechanism of decoding difference between Hamming code and BPTC. When the C code system program is constructed, the system program should be optimized and realized on the DSP platform, fast verification and similar functions to software defined radio (SDR) can be realized by replacing modules, such as modulation modules, channel modules and coding modules.
Starting Page	4833
Ending Page	4837
File Size	1059868
Page Count	5
File Format	PDF
ISBN	9781612844589
e-ISBN	9781612844596
DOI	10.1109/CECNET.2011.5768164
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-04-16
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	BPTC Error probability AWGN Redundancy Block interleavers Modulation Coding gain Turbo codes Decoding Turbo code Software Defined Radio
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Simulation and implementation of MSK BPTC code in DSP chips

Golay (20, 8) C code simulation and implementation in DSP chip

Turbo code with power reallocation

Turbo-like codes for the block-fading channel

An upper bound on the BER of block coded hierarchical constellations

Noncoherent turbo decoding

Unified approach to single- and multiantenna turbo-TCM: union bound and constituent code optimization over AWGN and fading channels

On the Performance of Sphere Decoding of Block Codes

A new evaluation method of a block error probability of a block modulation code over an AWGN channel

BPTC (196,96) code simulation and implementation in C-code DSP chip

Similar Documents

Simulation and implementation of MSK BPTC code in DSP chips

Golay (20, 8) C code simulation and implementation in DSP chip

Turbo code with power reallocation

Turbo-like codes for the block-fading channel

An upper bound on the BER of block coded hierarchical constellations

Noncoherent turbo decoding

Unified approach to single- and multiantenna turbo-TCM: union bound and constituent code optimization over AWGN and fading channels

On the Performance of Sphere Decoding of Block Codes

A new evaluation method of a block error probability of a block modulation code over an AWGN channel

BPTC (196,96) code simulation and implementation in C-code DSP chip