NDLI: Synthesis of synchronous digital systems operating in double-edge of clock

Content Provider	IEEE Xplore Digital Library
Author	Oliveira, D.L. Curtinhas, T. Bompean, D. Ferreira, L.S. Romano, L.
Copyright Year	2012
Description	Author affiliation: Departamento de Engenharia Elétrica, Centro Universitário da FEI São Bernardo do Campo - SP - Brazil (Romano, L.) \|\| Divisão de Engenharia Eletrônica, Instituto Tecnológico de Aeronáutica, São José dos Campos - SP - Brazil (Oliveira, D.L.; Curtinhas, T.; Bompean, D.; Ferreira, L.S.)
Abstract	In a synchronous digital system the activity of the clock signal is a major consumer of energy. It consumes 15% to 45% of energy consumed. Reducing the activity of the clock signal produces a reduction of energy considered, but also reduces clock skew problems and iteration electromagnetic. An interesting strategy is the synchronous digital system to operate in the transitions of both edges of the clock signal (double-edge triggered — DET), as this allows a 50% reduction in the frequency of the clock signal, but having the same processing rate data. In this paper we propose a method for synthesis of synchronous digital systems that operate on both edges of the clock signal, but the state memory is composed only of flip-flops that are sensitive to a single edge of the clock signal (single-edge triggered flip-flops — SET-FF).
Starting Page	1
Ending Page	4
File Size	345037
Page Count	4
File Format	PDF
ISBN	9781467312073
e-ISBN	9781467312080
DOI	10.1109/LASCAS.2012.6180347
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-02-29
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Solid modeling Digital systems Radiation detectors Registers Synchronization Clocks Flip-flops
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesis of Low-Power Synchronous Digital Systems Operating in Double-Edge of the Clock

Design of synchronous pipeline digital systems operating in double-edge of the clock

Design and implementation of adaptive clock gating technique with double edge triggered flip flops

Generating unit hardware digital governor

Dual Edge Triggered Flip-Flops for Noise Blocking and Application to Signal Delay Detection

Design of low-power double-edge triggered flip-flop

Power Efficient Multiplexer Using DLDFF Synchronous Counter

Power reduction in energy recovery and square-wave clock distribution networks operating at half frequency with dual-edge triggered flip-flops

SSMC: An on-chip source-synchronous multi-cycle interconnect scheme

Synthesis of synchronous digital systems operating in double-edge of clock

Similar Documents

Synthesis of Low-Power Synchronous Digital Systems Operating in Double-Edge of the Clock

Design of synchronous pipeline digital systems operating in double-edge of the clock

Design and implementation of adaptive clock gating technique with double edge triggered flip flops

Generating unit hardware digital governor

Dual Edge Triggered Flip-Flops for Noise Blocking and Application to Signal Delay Detection

Design of low-power double-edge triggered flip-flop

Power Efficient Multiplexer Using DLDFF Synchronous Counter

Power reduction in energy recovery and square-wave clock distribution networks operating at half frequency with dual-edge triggered flip-flops

SSMC: An on-chip source-synchronous multi-cycle interconnect scheme

Synthesis of synchronous digital systems operating in double-edge of clock