NDLI: Reconfigurable architecture for elliptic curve cryptography

Content Provider	IEEE Xplore Digital Library
Author	Rahuman, A.K. Athisha, G.
Copyright Year	2010
Description	Author affiliation: PSNA College of Engineering and Technology, Dindigul, Tamil Nadu, India (Rahuman, A.K.; Athisha, G.)
Abstract	The high performance of elliptic curve (EC) crypto system depends essentially an efficient arithmetic in the underlying finite field. Many hardware designs of elliptic curves cryptography have been developed, aiming to accelerate the scalar multiplication process, mainly those based on the Field Programmable Gate Arrays (FPGA). The proposed architecture based on Lopez-Dahab elliptic curve point multiplication algorithm and uses Gaussian normal basis for $GF(2^{163})$ field arithmetic. To achieve high throughput rates, we designed two new word-level arithmetic units over $GF(2^{163})$ and derived parallelized elliptic curve point doubling and addition algorithms with uniform addressing based on Lopez-Dahab method. We implemented our design using Xilinx XC4VLX200 FPGA device which uses 16,209 slices and has a maximum frequency of 143 MHZ. This design roughly 4.8 times faster with two times increased hardware complexity compared with the previous proposed ones and GF $(2^{193})$ research was based on using the efficient Montgomery add and double algorithm, the Karatsuba-Offman multiplier and the Itoh-Tsjuii algorithm for the inverse component. The hardware design was based upon an optimized Finite State Machine (FSM), with a single cycle 193 bits multiplier, field adder and a field squarer. The different optimizations at the hardware level improve the acceleration of the ECC scalar multiplication; increases frequency and speed of operation such as key generation, encryption and decryption.
Starting Page	461
Ending Page	466
File Size	340027
Page Count	6
File Format	PDF
ISBN	9788183713696
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-27
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Kongu Engineering College
Subject Keyword	Algorithm design and analysis Elliptic curves ECC FPGA Karatsuba-Offman Montgomery Elliptic curve cryptography Hardware Encryption Galois fields Galois field operations Elliptic curves cryptography
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis of elliptic curve scalar multiplication in secure communications

Reconfigurable Architecture for Network processing

Multi-threading elliptic curve cryptosystems

Elliptic curve cryptography: Algorithms and implementation analysis over coordinate systems

An FPGA-Based Architecture for ECC Point Multiplication

A Unified Architecture for a Dual Field ECC Processor Applicable to AES

Differential power analysis (DPA) attack on dual field ECC processor for cryptographic applications

Power Attack Resistant Efficient FPGA Architecture for Karatsuba Multiplier

FPGA implementation of extended reconfigurable Binary Edwards Curve based processor

Reconfigurable architecture for elliptic curve cryptography

Similar Documents

Analysis of elliptic curve scalar multiplication in secure communications

Reconfigurable Architecture for Network processing

Multi-threading elliptic curve cryptosystems

Elliptic curve cryptography: Algorithms and implementation analysis over coordinate systems

An FPGA-Based Architecture for ECC Point Multiplication

A Unified Architecture for a Dual Field ECC Processor Applicable to AES

Differential power analysis (DPA) attack on dual field ECC processor for cryptographic applications

Power Attack Resistant Efficient FPGA Architecture for Karatsuba Multiplier

FPGA implementation of extended reconfigurable Binary Edwards Curve based processor

Reconfigurable architecture for elliptic curve cryptography