NDLI: DAVINCI Non-Binary LDPC codes: Performance and complexity assessment

Content Provider	IEEE Xplore Digital Library
Author	Gutierrez, I. Bacci, G. Bas, J. Bourdoux, A. Gierszal, H. Mourad, A. Pleftschinger, S.
Copyright Year	2010
Description	Author affiliation: Wireless Research, Interuniversity MicroElectronics Center (IMEC), Kapeldreef 75, 3001 Leuven, Belgium (Bourdoux, A.) \|\| Centre Tecnològic de Telecomunicacions de Catalunya (CTTC), Parc Mediterrani de la Tecnologia, 08860, Castelldefels (Spain) (Bas, J.; Pleftschinger, S.) \|\| Wireless Systems Engineering and Research (WISER), Livorno, 57123, Italy (Bacci, G.) \|\| ITTI SP. Z.O.O. Rubiez 46, 61-612 Poznan, Poland (Gierszal, H.) \|\| Samsung Electronics Research Institute, Communications House, TW18-4QE, Staines (UK) (Gutierrez, I.; Mourad, A.)
Abstract	Non-Binary Low Density Parity Check (NB-LDPC) codes are expected to reduce the performance gap between binary LDPC and Turbo Codes for both short and medium length codewords, retaining in both cases the best of each. This paper presents the performance evaluation of NB-LDPC when compared to state-of-art channel coding techniques, namely Convolutional Turbo Codes (CTC) and Quasi-Cyclic LDPC. The performance evaluation is twofold: first at the link level and then at system level. In both analyses, it has been shown that the NB-LDPC codes outperform the benchmark codes giving a Signal to Noise Ratio gain up to 0.5 dB and improving the average throughput 5%. Besides, a complexity analysis is also provided for NB-LDPC showing that, using a low complexity decoder, the complexity is approximately one order of magnitude above that required in case of CTC or QC-LDPC.
Starting Page	1
Ending Page	8
File Size	209828
Page Count	8
File Format	PDF
e-ISBN	9781905824182
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-16
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	IIMC
Subject Keyword	AWGN FEC NB-LDPC LDPC WiMAX Throughput Encoding Decoding Complexity theory IMT-Advanced DBTC Parity check codes LTE Gain
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

System level evaluation of DAVINCI Non-Binary LDPC codes

Performance study of non-binary LDPC Codes over GF(q)

Structured LDPC Applied in IMT-Advanced System

Performance Advantage of Non-binary LDPC Codes At High Code Rate under AWGN Channel

Structure of non-binary regular ldpc cycle codes

FFT-SPA non-binary LDPC decoding on GPU

On the performance of moderate-length non-binary LDPC codes for space communications

Low-complexity architecture design for modified WiMAX Low-Density Parity-Check codes

QC-LDPC Decoding Architecture based on Stride Scheduling

DAVINCI Non-Binary LDPC codes: Performance and complexity assessment

Similar Documents

System level evaluation of DAVINCI Non-Binary LDPC codes

Performance study of non-binary LDPC Codes over GF(q)

Structured LDPC Applied in IMT-Advanced System

Performance Advantage of Non-binary LDPC Codes At High Code Rate under AWGN Channel

Structure of non-binary regular ldpc cycle codes

FFT-SPA non-binary LDPC decoding on GPU

On the performance of moderate-length non-binary LDPC codes for space communications

Low-complexity architecture design for modified WiMAX Low-Density Parity-Check codes

QC-LDPC Decoding Architecture based on Stride Scheduling

DAVINCI Non-Binary LDPC codes: Performance and complexity assessment