NDLI: FPGA dynamic reconfiguration using the RVC technology: Inverse quantization case study

Content Provider	IEEE Xplore Digital Library
Author	Hentati, M. Aoudni, Y. Nezan, J. Abid, M. Deforges, O.
Copyright Year	2011
Description	Author affiliation: INSA/IETR, 20, av des Buttes de coesmes CS 14315 F-35043 RENNES, France (Hentati, M.; Nezan, J.; Deforges, O.) \|\| ENIS/CES, Route Soukra B.P. 1173, 3038 Sfax, Tunisie (Aoudni, Y.; Abid, M.)
Abstract	With the rapid evolution of technology, the latest FPGA architectures such as Virtex series of Xilinx introduced a new feature called Dynamic Partial Reconfiguration (DPR). This technique allows designer to configure a portion of the FPGA while other parts continue to run on the same FPGA. The design of an embedded system based on the DPR functionality is still complex and tedious. The MPEG consortium proposes the Reconfigurable Video Coding (RVC) technology. RVC provides a high level description of video decoders described as a set of interconnected Functional Units. This paper studies the use of the RVC technology for the specification of an application and the design of a system based on the DPR functionality. In this paper, we study the Inverse Quantization (IQ) algorithm of an MPEG-4 decoder and how to switch between the MPEG-2 and the H263 IQ algorithms using RVC and DPR. This simple and concrete case study highlights the DPR restrictions to take into account in MPEG RVC description in order to use the DPR.
Starting Page	1
Ending Page	7
File Size	369600
Page Count	7
File Format	PDF
ISBN	9781457706202
e-ISBN	9781457706219
e-ISBN	9781457706196
DOI	10.1109/DASIP.2011.6136863
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-11-02
Publisher Place	Finland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis FPGA Quantization Dynamic Partial Reconfiguration Decoding Transform coding Computer architecture RVC framwork RVC-CAL language Hardware Field programmable gate arrays MPEG-RVC Inverse Quantization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA Dynamic Reconfiguration using the RVC Technology: Inverse Quantization Case Study

FPGA Dynamic Reconfiguration using the RVC Technology: Inverse Quantization Case Study

A hierarchical implementation of Hadamard transform using RVC-CAL dataflow programming and dynamic partial reconfiguration

Variable Quality Factor JPEG Image Compression Using Dynamic Partial Reconfiguration and Microblaze

A unified hardware/software co-synthesis solution for signal processing systems

A Novel Partial Dynamic Reconfiguration Image Sensor Node for Wireless Multimedia Sensor Networks

A coarse-grain reconfigurable hardware architecture for RVC-CAL-based design

Using Dynamic Reconfiguration to Reduce the Area of a JPEG Decoder on FPGA

A PUF-Enabled Secure Architecture for FPGA-Based IoT Applications

FPGA dynamic reconfiguration using the RVC technology: Inverse quantization case study

Similar Documents

FPGA Dynamic Reconfiguration using the RVC Technology: Inverse Quantization Case Study

FPGA Dynamic Reconfiguration using the RVC Technology: Inverse Quantization Case Study

A hierarchical implementation of Hadamard transform using RVC-CAL dataflow programming and dynamic partial reconfiguration

Variable Quality Factor JPEG Image Compression Using Dynamic Partial Reconfiguration and Microblaze

A unified hardware/software co-synthesis solution for signal processing systems

A Novel Partial Dynamic Reconfiguration Image Sensor Node for Wireless Multimedia Sensor Networks

A coarse-grain reconfigurable hardware architecture for RVC-CAL-based design

Using Dynamic Reconfiguration to Reduce the Area of a JPEG Decoder on FPGA

A PUF-Enabled Secure Architecture for FPGA-Based IoT Applications

FPGA dynamic reconfiguration using the RVC technology: Inverse quantization case study