NDLI: Low power high throughput current mode signalling technique for global VLSI interconnect

Content Provider	IEEE Xplore Digital Library
Author	Jadav, S. Khanna, G. Kumar, A. Saini, G.
Copyright Year	2010
Description	Author affiliation: Electronics & Communication Engineering Department, National Institute of Technology, Hamirpur, Himachal Pradesh-177005, India (Jadav, S.; Khanna, G.; Kumar, A.; Saini, G.)
Abstract	This paper investigates a low power, high speed & energy efficient current mode signaling technique. For current mode (CM) signaling a complete system consists of driver & receiver with decoding circuit. By analytical analysis it is also proved that the current mode signaling technique offer a three times improvement in performance parameter i.e. delays when compared to voltage mode. A new low swing current mode interconnect system is proposed, whose performance is further improved by reducing the input impedance of current mode system. The proposed low swing current mode interconnect system gives 66.46% and 60.66% improvement in delay when compared with voltage mode (VM) and VM with repeater insertion. Also reduced input impedance CM system offers 87.03% and 84%, reduction in delay when compared with the conventional voltage mode and voltage mode with repeater inserted signaling technique. Proposed low swing CM model consume 11% less power for data rate of 4Gbps. Similarly, CM dissipates 0.05pJ energy whereas VM consume 0.106pJ for a single bit transmission across the interconnect.
Starting Page	290
Ending Page	295
File Size	234730
Page Count	6
File Format	PDF
ISBN	9781424490332
e-ISBN	9781424490349
DOI	10.1109/ICCCT.2010.5640513
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-17
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Low swing Current mode Integrated circuit interconnections Receivers Repeaters Throughput Impedance Voltage mode Delay Driver circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Receiver Circuit for Low-Swing Interconnect Schemes

A low swing differential signaling circuit for on-chip global interconnects

Optimal interconnect circuits for VLSI

A novel low power multilevel current mode interconnect system

Efficient drivers, receivers and repeaters for low power CMOS bus architectures

Performance improvement of global interconnects using combined techniques of low swing transceiver and buffer insertion in nano technologies

Low power current mode multi-valued logic interconnect for high speed interchip communications

Design and analysis of efficient multilevel receiver for current mode interconnect system

High performance CMOS symmetric low swing to high swing converter for on-chip interconnects

Low power high throughput current mode signalling technique for global VLSI interconnect

Similar Documents

A Receiver Circuit for Low-Swing Interconnect Schemes

A low swing differential signaling circuit for on-chip global interconnects

Optimal interconnect circuits for VLSI

A novel low power multilevel current mode interconnect system

Efficient drivers, receivers and repeaters for low power CMOS bus architectures

Performance improvement of global interconnects using combined techniques of low swing transceiver and buffer insertion in nano technologies

Low power current mode multi-valued logic interconnect for high speed interchip communications

Design and analysis of efficient multilevel receiver for current mode interconnect system

High performance CMOS symmetric low swing to high swing converter for on-chip interconnects

Low power high throughput current mode signalling technique for global VLSI interconnect