NDLI: A Parallel Maximum Subarray Algorithm on GPUs

Content Provider	IEEE Xplore Digital Library
Author	Ferreira, C.S. Camargo, R.Y. Siang Wun Song
Copyright Year	2014
Description	Author affiliation: Dept. Comput. Sci., Univ. de Sao Paulo, Sao Paulo, Brazil (Siang Wun Song) \|\| Univ. Fed. do ABC, Sao Paulo, Brazil (Camargo, R.Y.) \|\| E. Politec. USP, Univ. Fed. do ABC, Sao Paulo, Brazil (Ferreira, C.S.)
Abstract	This paper presents a parallel algorithm for the maximum sub array problem implemented on a machine with GPUs. Given a sequence of numbers, the maximum subsequence is a contiguous subsequence with maximum sum. The maximum sub array problem is a 2-D version of the maximum subsequence problem. Given a 2-D array of numbers, the maximum sub array is the sub array with maximum sum of its elements. The main difficulty lies in the complex memory organization of the GPU architecture, as well as its more restricted SIMD computing paradigm. Efficient ways to distribute the tasks among threads should be devised. We ran the experiments on a machine with two NVIDIA Geforce GTX 680 graphics units and an Intel i7 CPU. For large input arrays, the parallel algorithm using CPU and two GPUs was able to run about 590 times faster than the sequential counterpart when only one CPU core is used.
Starting Page	12
Ending Page	17
File Size	570545
Page Count	6
File Format	PDF
ISBN	9781479970148
DOI	10.1109/SBAC-PADW.2014.15
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-10-22
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parallel algorithm Instruction sets Maximum subarray problem Graphics processing units Vectors Arrays Parallel algorithms GPU
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Scalable and High Performance Betweenness Centrality on the GPU

High performance CUDA-based implementation for the 2D version of the Maximum Subarray Problem (MSP)

Deploying Graph Algorithms on GPUs: An Adaptive Solution

Extracting Maximal Exact Matches on GPU

An efficient parallel ISODATA algorithm based on Kepler GPUs

Parallelizing Dynamic Time Warping Algorithm Using Prefix Computations on GPU

An Efficient Parallelization Strategy for Dynamic Programming on GPU

A scalable parallel implementation of evolutionary algorithms for multi-objective optimization on GPUs

Parallel implementation of Aggressive PNN method for devices with GPUs

A Parallel Maximum Subarray Algorithm on GPUs

Similar Documents

Scalable and High Performance Betweenness Centrality on the GPU

High performance CUDA-based implementation for the 2D version of the Maximum Subarray Problem (MSP)

Deploying Graph Algorithms on GPUs: An Adaptive Solution

Extracting Maximal Exact Matches on GPU

An efficient parallel ISODATA algorithm based on Kepler GPUs

Parallelizing Dynamic Time Warping Algorithm Using Prefix Computations on GPU

An Efficient Parallelization Strategy for Dynamic Programming on GPU

A scalable parallel implementation of evolutionary algorithms for multi-objective optimization on GPUs

Parallel implementation of Aggressive PNN method for devices with GPUs

A Parallel Maximum Subarray Algorithm on GPUs