NDLI: The influences of dynamic gates on cut sequence sets model

Content Provider	IEEE Xplore Digital Library
Author	Dong Liu Weiyan Xing Zhongwen Zhao Peng Wang Honglin Zhang
Copyright Year	2010
Description	Author affiliation: School of Computer, National University of Defense Technology, Changsha, China (Honglin Zhang) \|\| Department of Testing and Command, Academy of Equipment Command & Technology, Beijing, China (Weiyan Xing) \|\| Key Lab of Defense Technology, Academy of Equipment Command & Technology, Beijing, China (Dong Liu; Zhongwen Zhao; Peng Wang)
Abstract	In cut sequence set (CSS) model, dynamic gates of dynamic fault trees (DFT) are transformed into sequence failure expressions (SFE) according to their dynamic meanings, in order to describe the dynamic behaviors that can induce system failure. The paper discussed how to transform dynamic gates into CSS, and researched the influences of different dynamic gates on CSS model. The paper pointed out that FDEP and SEQ gates were not applicable to CSS model, since they were the upper level expression of dynamic behavior and could not describe the direct relationships between components behaviors and system failure. The paper also put forward some rules that one should follow to construct reasonable DFT in CSS analysis. In a word, the paper is a summarization about how to utilize and deal with dynamic gates in CSS model.
Starting Page	245
Ending Page	248
File Size	656048
Page Count	4
File Format	PDF
ISBN	9781424481002
e-ISBN	9781424481026
DOI	10.1109/ICMET.2010.5598357
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-10
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cut sequence set Dyanmic fault tree Logic gates Dynamic gate Reliability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Is Cut Sequence Necessary in Dynamic Fault Trees?

A method of quantitative analysis for dynamic fault tree

A Static Analysis of Dynamic Fault Trees with Priority-AND Gates

A new generation algorithm of fault tree minimal cut sets and its application in CBTC system

Research on integrated fault tree modeling of the certain missile double-buses tolerated-fault control system

Fault Tree Analysis Based on Logic Grey Gate in Power System

Universal probabilistic analysis for cut sequences in dynamic fault trees

Reliability assessment of Catenary of Electric railway by using FTA and ETA analysis

Methodology for visualized fault tree analysis

The influences of dynamic gates on cut sequence sets model

Similar Documents

Is Cut Sequence Necessary in Dynamic Fault Trees?

A method of quantitative analysis for dynamic fault tree

A Static Analysis of Dynamic Fault Trees with Priority-AND Gates

A new generation algorithm of fault tree minimal cut sets and its application in CBTC system

Research on integrated fault tree modeling of the certain missile double-buses tolerated-fault control system

Fault Tree Analysis Based on Logic Grey Gate in Power System

Universal probabilistic analysis for cut sequences in dynamic fault trees

Reliability assessment of Catenary of Electric railway by using FTA and ETA analysis

Methodology for visualized fault tree analysis

The influences of dynamic gates on cut sequence sets model