NDLI: An Improved Multi-core Shared Cache Replacement Algorithm

Content Provider	IEEE Xplore Digital Library
Author	Fang Juan Li Chengyan
Copyright Year	2012
Abstract	Many multi-core processors employ a large last-level cache (LLC) shared among the multiple cores. Past research has demonstrated that traditional LRU and its approximation can lead to poor performance and unfairness when the multiple cores compete for the limited LLC capacity, and is susceptible to thrashing for memory-intensive workloads that have a working set greater than the available cache size. As the LLC grows in capacity, associativity, the performance gap between the LRU and the theoretical optimal replacement algorithms has widened. In this paper, we propose FLRU (Frequency based LRU) replacement algorithm, which is applied to multi-core shared L2 cache, and it takes the recent access information, partition and the frequency information into consideration. FLRU manages to filter the less reused blocks through dynamic insertion/promotion policy and victim selection strategy to ensure that some fraction of the working set is retained in the cache so that at least that fraction of the working set can contribute to cache hits and to avoid trashing, meanwhile we augment traditional cache partition with victim selection, insertion and promotion policies to manage shared L2 caches.
Starting Page	13
Ending Page	17
File Size	242437
Page Count	5
File Format	PDF
ISBN	9781467326308
DOI	10.1109/DCABES.2012.39
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-19
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computers Runtime Multicore processing Radiation detectors USA Councils Multi-core Shared cache Educational institutions Replacement Partitioning algorithms
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

LRU2-MRU collaborative cache replacement algorithm on multi-core system

Balancing Parallel Applications on Multi-core Processors Based on Cache Partitioning

Shared-Cache Simulation for Multi-core System with LRU2-MRU Collaborative Cache Replacement Algorithm

Vantage: Scalable and efficient fine-grain cache partitioning

Competitive Cache Replacement Strategies for Shared Cache Environments

Closed cube computation on multi-core CPUs

Shared reconfigurable fabric for multi-core customization

Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms

Set Utilization Based Dynamic Shared Cache Partitioning

An Improved Multi-core Shared Cache Replacement Algorithm

Similar Documents

LRU2-MRU collaborative cache replacement algorithm on multi-core system

Balancing Parallel Applications on Multi-core Processors Based on Cache Partitioning

Shared-Cache Simulation for Multi-core System with LRU2-MRU Collaborative Cache Replacement Algorithm

Vantage: Scalable and efficient fine-grain cache partitioning

Competitive Cache Replacement Strategies for Shared Cache Environments

Closed cube computation on multi-core CPUs

Shared reconfigurable fabric for multi-core customization

Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms

Set Utilization Based Dynamic Shared Cache Partitioning

An Improved Multi-core Shared Cache Replacement Algorithm