NDLI: Decomposition of equal/unequal length coupled interconnect step response with separate RC, LC, and RL behaviors

Content Provider	IEEE Xplore Digital Library
Author	Mehri, M. Masoumi, N.
Copyright Year	2014
Description	Author affiliation: Adv. VLSI Lab., Univ. of Tehran, Tehran, Iran (Mehri, M.; Masoumi, N.)
Abstract	In this paper a simple method is proposed to separate and extract the output response of two RLC coupled unequal/equal length interconnects, considering electromagnetic coupling with RC, LC, and RL behaviors. The wire is separated in three parts, including RC, RL, and LC mode of operation. The output response is a combination of these three parts. All the results are comprised with data extracted using W-Model of HSPICE. By the proposed results, the designer can understand that the wire response can be estimated by separate RC, RL, or LC lumped segment and define which part is significant in overall behavior. Also the unequal length wires are studied with scattering parameters. For printed circuit board wire dimensions, most of the traces have unequal length. For these wires the coupling parts are modeled by simple segmented model. We considered that the length and origin of the coupled wires varies. In these cases, when the Quasi-TEM approximation is no more valid, S-parameters should be employed for adjacent wires crosstalk and reflection estimation. We conclude that even for the frequency ranges of 15GHz the RLC segmentation model is accurate for interconnect in printed circuit board scale wiring.
Starting Page	290
Ending Page	295
File Size	344745
Page Count	6
File Format	PDF
e-ISBN	9781479944095
DOI	10.1109/IranianCEE.2014.6999550
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-05-20
Publisher Place	Iran
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Couplings Partially Coupled Accuracy Simulation Inductive and Capacitive Coupling Wires Integrated circuit interconnections Crosstalk Noise Waveform Capacitance Mathematical model VLSI Interconnect
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Crosstalk in VLSI partially coupled interconnect structures, a comprehensive evaluation

Capacitive coupled contactless interconnect design for 3D ICs

4-π Crosstalk noise model for deep submicron VLSI global RC interconnects

Crosstalk noise analysis for unequal length interconnects on PCBs using length dependent parameters

A comprehensive evaluation of crosstalk noise in partially coupled nano scale VLSI interconnects

Capacitive Coupling Noise in High-Speed VLSI Circuits (2005)

An accurate crosstalk noise estimation method for two simultaneously switched on-chip VLSI distributed RLCG global interconnects

Inductive coupling aware explicit cross-talk and delay formula for on-chip VLSI RLCG interconnects using difference model approach

A Qualitative Approach to Optimize Coupling Capacitance for Simultaneously Switching Scenario in Coupled VLSI Interconnects

Decomposition of equal/unequal length coupled interconnect step response with separate RC, LC, and RL behaviors

Similar Documents

Crosstalk in VLSI partially coupled interconnect structures, a comprehensive evaluation

Capacitive coupled contactless interconnect design for 3D ICs

4-π Crosstalk noise model for deep submicron VLSI global RC interconnects

Crosstalk noise analysis for unequal length interconnects on PCBs using length dependent parameters

A comprehensive evaluation of crosstalk noise in partially coupled nano scale VLSI interconnects

Capacitive Coupling Noise in High-Speed VLSI Circuits (2005)

An accurate crosstalk noise estimation method for two simultaneously switched on-chip VLSI distributed RLCG global interconnects

Inductive coupling aware explicit cross-talk and delay formula for on-chip VLSI RLCG interconnects using difference model approach

A Qualitative Approach to Optimize Coupling Capacitance for Simultaneously Switching Scenario in Coupled VLSI Interconnects

Decomposition of equal/unequal length coupled interconnect step response with separate RC, LC, and RL behaviors