NDLI: A platform-based SoC hardware/software co-design environment

Content Provider	IEEE Xplore Digital Library
Author	Zhihui Xiong Sikun Li Jihua Chen Dawei Wang
Copyright Year	2003
Description	Author affiliation: Sch. of Comput. Sci., Nat. Univ. of Defense Technol., Changsha, China (Zhihui Xiong; Sikun Li; Jihua Chen; Dawei Wang)
Abstract	This work presents a platform-based SoC hardware/software co-design environment named HSCDE. It introduces the overall structure of HSCDE, describes the platform-based SoC system modeling technology, and algorithm based hardware/software partitioning technology and hierarchical directed acyclic graph based performance constraint assignment technology. HSCDE supports platform-based SoC hardware/software co-design methodology. It supports almost all the design phases from SoC system modeling to RTL level SoC system. It divides SoC hardware/software co-design into system modeling level (level 1), virtual components level (level 2) and real components level (level 3), and it performs the 2 mappings among the 3 design levels by design planning (mapping 1) and virtual-real synthesis (mapping 2). We have done SoC system design for MP3 player SoC, MEPG2 player SoC and CDMA wireless communication SoC in HSCDE environment. Results show that HSCDE effectively supports platform-based SoC hardware/software co-design methodology; it enhanced system reuse of existing SoC design. Statistics indicate an average of 10%/spl sim/25% revisions on platform templates for a new SoC design, and we achieved platform template reuse ratio by 75%/spl sim/90%.
Sponsorship	Xiamen Univ., China Xiamen Comput. Federation IEEE Beijing Section CIMS Committee, National Hi-Tech R&D Program of China China Comput. Federation Zhongshan Univ. National Natural Sci. Found. of China Fuzhou Univ., China
Starting Page	443
Ending Page	448
File Size	579576
Page Count	6
File Format	PDF
ISBN	0780379411
DOI	10.1109/CACWD.2004.1349229
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-05-26
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Modeling Software performance Partitioning algorithms Software algorithms Software systems Digital audio players Multiaccess communication Wireless communication Statistics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in