NDLI: Effective dynamic scheduling and memory management on parallel processing systems

Content Provider	IEEE Xplore Digital Library
Author	Weiss, M. Fang, Z. Morgan, C.R. Belmont, P.
Copyright Year	1989
Description	Author affiliation: Compass Inc., Wakefield, MA, USA (Weiss, M.)
Abstract	An effective dynamic processor self-scheduling scheme is presented for general parallel program constructs in a restructuring compiler. In the program constructs, parallel loops, serial loops, if-then-else constructs and a generalization of fork-joins can be nested in an arbitrary order, and procedure calls can be involved in any level of the nested constructs. In parallel programs, a piece of the program code, such as loop iterations, is called a chore, which is considered to be a work unit in the program. In this scheme, processors schedule themselves to the chores dynamically at execution time without involving the operating system. Memory management is another issue addressed. Efficiency concerns dictate treating chore locality differently from procedure locality. As a corollary, the number of call frames required at any one time for a nonrecursive procedure is bounded by the number of processors.<>
Starting Page	122
Ending Page	129
File Size	753598
Page Count	8
File Format	PDF
ISBN	0818619643
DOI	10.1109/CMPSAC.1989.65072
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-09-20
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dynamic scheduling Memory management Parallel processing Processor scheduling Program processors Operating systems Runtime Drives Concurrent computing Dynamic programming
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Processor scheduling in parallel program execution

Performance evaluation of macrodataflow computation on shared memory multiprocessors

A parallel programming tool for scheduling on distributed memory multiprocessors

Parallel processing scheme for a FORTRAN program on a multiprocessor system OSCAR

Management of heterogeneous parallelism on shared memory multiprocessors

Dynamic scheduling of DOACROSS loops for multiprocessors

Rearchitecting MapReduce for Heterogeneous Multicore Processors with Explicitly Managed Memories

A fine-grained parallel programming model for grid computing

Self scheduling and execution threads

Effective dynamic scheduling and memory management on parallel processing systems

Similar Documents

Processor scheduling in parallel program execution

Performance evaluation of macrodataflow computation on shared memory multiprocessors

A parallel programming tool for scheduling on distributed memory multiprocessors

Parallel processing scheme for a FORTRAN program on a multiprocessor system OSCAR

Management of heterogeneous parallelism on shared memory multiprocessors

Dynamic scheduling of DOACROSS loops for multiprocessors

Rearchitecting MapReduce for Heterogeneous Multicore Processors with Explicitly Managed Memories

A fine-grained parallel programming model for grid computing

Self scheduling and execution threads

Effective dynamic scheduling and memory management on parallel processing systems