NDLI: The Simulation Strategy and Realization on Hardware Circuit

Content Provider	IEEE Xplore Digital Library
Author	Ji-Hua Ye Ming-wen Wang Zhi Li
Copyright Year	2008
Description	Author affiliation: Coll. of Comput. Inf. Eng., Jiangxi Normal Univ., Nanchang (Ji-Hua Ye; Ming-wen Wang; Zhi Li)
Abstract	The simulation technology is one of the key technologies in computer hardware circuit design. The Commonly used simulation strategies are all used in systems which have a determined evolution status, that is, it is certain on the there is a pre-determined happen time on events and whether the event happens is also pre-determined. The nature of a pre-determined happen time makes these strategies vulnerable to uncertain problems that occur in the computer hardware circuit. These uncertain problems are hard to solve. Through the study on discrete event simulation technology, an exception mechanism control is added on the basis of process interaction and a strategy of constructing computer hardware circuit simulation platform was proposed. The simulation circuit was implemented by Simulink in the illustration of data path.
Starting Page	828
Ending Page	831
File Size	473468
Page Count	4
File Format	PDF
ISBN	9780769533810
DOI	10.1109/CW.2008.126
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-09-22
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit simulation Hardware Computational modeling Discrete event simulation Computer simulation Clocks Educational institutions Circuit synthesis Emulation Data mining Realization Hardware Circuit Simulation Strategy Simulink Data Path
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesizing multi-phase HDL programs

Parallelism of circuit simulation on array processor

Parallel simulation of timed Petri-nets

A reconfigurable logic machine for fast event-driven simulation

Jumble: A Hardware-in-the-Loop Simulation System for JHDL

Timing Optimization by Gate Resizing and Critical Path Identification

Efficient distributed simulation

simCore: an event-driven simulation framework for performance evaluation of computer systems

Taking advantage of optimal on-chip parallelism for parallel discrete-event simulation

The Simulation Strategy and Realization on Hardware Circuit

Similar Documents

Synthesizing multi-phase HDL programs

Parallelism of circuit simulation on array processor

Parallel simulation of timed Petri-nets

A reconfigurable logic machine for fast event-driven simulation

Jumble: A Hardware-in-the-Loop Simulation System for JHDL

Timing Optimization by Gate Resizing and Critical Path Identification

Efficient distributed simulation

simCore: an event-driven simulation framework for performance evaluation of computer systems

Taking advantage of optimal on-chip parallelism for parallel discrete-event simulation

The Simulation Strategy and Realization on Hardware Circuit