NDLI: Active harmonic elimination in multilevel converters using FPGA control

Content Provider	IEEE Xplore Digital Library
Author	Zhong Du Tolbert, L.M. Chiasson, J.N.
Copyright Year	2004
Description	Author affiliation: Electr. & Comput. Eng., Tennessee Univ., Knoxville, TN, USA (Zhong Du; Tolbert, L.M.; Chiasson, J.N.)
Abstract	This paper presents an optimal total harmonic distortion (THD) control algorithm referred to as active harmonic elimination method for cascaded H-bridges multilevel converter control with unequal DC sources. First, the multilevel converter is decoupled into unipolar converters, the low order harmonics, such as the 5th, 7th, 11th and 13th are eliminated by using elimination theory, and the minimum THD combination of unipolar converters for multilevel converter control is found. Next, the magnitudes and phases of the residual higher harmonics are computed and subtracted from the original output voltage waveform to eliminate these higher harmonics. To validate the proposed algorithm, the method is simulated by Matlab first. After the simulation, an experimental 11-level H-bridge multilevel converter with a real-time controller based on Altera FLEX 10 K field programmable gate array (FPGA) is used to implement the algorithm with 8 /spl mu/s control resolution. The experimental results show that the method can effectively eliminate the specific harmonics as expected, and the output voltage waveforms have low THD.
Starting Page	127
Ending Page	132
File Size	936244
Page Count	6
File Format	PDF
ISBN	0780385020
ISSN	10935142
DOI	10.1109/CIPE.2004.1428137
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-08-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Voltage Equations Switching converters Switches Space vector pulse width modulation Pulse width modulation converters Optimal control Space technology Polynomials
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Active harmonic elimination for multilevel converters

Reduced Switching-Frequency Active Harmonic Elimination for Multilevel Converters

Multilevel multiphase space vector PWM algorithm with switching state redundancy applied to three-phase converters

Comparison of the space vector current controls for shunt active power filters

A FPGA based Variable switching frequency Multi-carrier Pulse width modulation for Three phase Multilevel Inverter

Modulation extension control for multilevel converters using triplen harmonic injection with low switching frequency

FPGA based selective harmonic elimination pulse width modulation technique

PWM-based control of a cascaded three-phase multilevel inverter

Multilevel Multiphase Space Vector PWM Algorithm With Switching State Redundancy

Active harmonic elimination in multilevel converters using FPGA control

Similar Documents

Active harmonic elimination for multilevel converters

Reduced Switching-Frequency Active Harmonic Elimination for Multilevel Converters

Multilevel multiphase space vector PWM algorithm with switching state redundancy applied to three-phase converters

Comparison of the space vector current controls for shunt active power filters

A FPGA based Variable switching frequency Multi-carrier Pulse width modulation for Three phase Multilevel Inverter

Modulation extension control for multilevel converters using triplen harmonic injection with low switching frequency

FPGA based selective harmonic elimination pulse width modulation technique

PWM-based control of a cascaded three-phase multilevel inverter

Multilevel Multiphase Space Vector PWM Algorithm With Switching State Redundancy

Active harmonic elimination in multilevel converters using FPGA control