NDLI: A packet queueing engine for configurable network QoS

Content Provider	IEEE Xplore Digital Library
Author	Chang, G. Lee, C.C.
Copyright Year	2011
Description	Author affiliation: Dept of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA (Chang, G.; Lee, C.C.)
Abstract	Packet scheduling is key to QoS capabilities of broadband wired and wireless networks. In a heterogeneous traffic environment, a comprehensive QoS packet scheduler must strike a balance between flow fairness and access delay. Many advanced packet scheduling solutions have targeted fair bandwidth allocation while protecting delay-constrained traffic by adding priority queue(s) on top of a fair bandwidth scheduler. Priority queues are known to cause performance uncertainties and thus various modifications have been proposed. In this paper, we present a packet queueing engine dubbed Fractional Service Buffer (FSB) which, when coupled with a configurable flow scheduler, can achieve desired QoS objectives such as fair throughputs and differentiated delay guarantees. The flow scheduler is a buffer-less module that can be configured to assign each incoming packet a delay class in accordance with its owner flow's QoS status. The FSB uses one buffer for each delay class and serves the buffers with a special queueing discipline that advances packets in lower-priority buffers to meet their class-specific delay guarantees. Key performance metrics such as delay limit and probability of delay limit violation are derived, as a function of key FSB parameters, for each delay class in the packet queueing engine using diffusion approximations. OPNET simulations verify these analytical results.
Starting Page	842
Ending Page	849
File Size	5977649
Page Count	8
File Format	PDF
ISBN	9781457706806
ISSN	15301346
e-ISBN	9781457706813
e-ISBN	9781457706783
DOI	10.1109/ISCC.2011.5983947
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-28
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Quality of service Throughput Engines Bandwidth Scheduling algorithm Approximation methods broadband routers Quality of Service modelling simulation diffusion approximation
Content Type	Text
Resource Type	Article
Subject	Signal Processing Mathematics Computer Networks and Communications Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in