NDLI: Accelerating network applications on X86-64 platforms

Content Provider	IEEE Xplore Digital Library
Author	Gao Xia Bin Liu
Copyright Year	2010
Description	Author affiliation: Tsinghua National Laboratory for Information Science and Technology, Department of Computer Science and Technology, Tsinghua University, Beijing, China (Gao Xia; Bin Liu)
Abstract	The emerging multi-core platforms provide a high-performance, easy-to-develop and flexible way to implement high-speed network applications. For example, multi-core solutions for layer 7 protocol identification achieve 2 Gbps or higher processing speed. However, they occupy most of the processing cores in the system, leaving limited headroom for more complex manipulations, such as intrusion detection/prevention, anti-malware, data loss prevention, etc. Based on the deep understanding of the application bottlenecks and the optimization techniques of X86-64 platforms, we achieve the same or higher speed using only one core, saving more resources for further processing. In this paper, we make a deep system-wide profile and analyze the major hotspots of a typical network system on an Intel X86-64 platform, including a complete TCP/IP stack and a protocol identification engine by deep packet inspection (DPI). Profiling results and analysis show that network applications containing layer 2 to layer 7 processing are inherently memory and computation intensive. Then we propose optimization guidelines and techniques: 1) removing memory bottlenecks: combining independent irregular memory access to hide delay, using software-assistant cache prefetch to improve cache hit ratio, and mapping memory from kernel space to user space to reduce access overhead; 2) removing computation bottlenecks: using 64-bit registers and instructions to speed up the common computations, and using Streaming SIMD Extensions (SSE) instructions to accelerate special time-consuming tasks. Compared to the state-of-the-art multi-core implementations, our implementation on the X86-64 platform using only one core can deliver the same or higher processing speed of 7 Gbps with the average packet size of 501 bytes and 2 Gbps with the average packet size of 110 bytes.
Starting Page	906
Ending Page	912
File Size	269057
Page Count	7
File Format	PDF
ISBN	9781424477548
ISSN	15301346
e-ISBN	9781424477555
DOI	10.1109/ISCC.2010.5546496
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-22
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Clocks Kernel Pattern matching Protocols Optimization Magnetic cores
Content Type	Text
Resource Type	Article
Subject	Signal Processing Mathematics Computer Networks and Communications Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Using Attack Information to Reduce False Positives in Network IDS

Distributed pattern matching: Concept and applications in internet-scale networks

Software supports for preemptive rollback in optimistic parallel simulation on Myrinet clusters

Building efficient multi-core clusters for high performance computing

Highly compressed multi-pattern string matching on the cell broadband engine

EATA: Effectiveness based Aggregation Time Allocation algorithm for Wireless Sensor Networks

Measuring network performance of swarm power aware routing protocol for MANETs

Choosing Weights for IP Network Dimensioning Optimization

IPv6 conformance and interoperability testing

Accelerating network applications on X86-64 platforms

Similar Documents

Using Attack Information to Reduce False Positives in Network IDS

Distributed pattern matching: Concept and applications in internet-scale networks

Software supports for preemptive rollback in optimistic parallel simulation on Myrinet clusters

Building efficient multi-core clusters for high performance computing

Highly compressed multi-pattern string matching on the cell broadband engine

EATA: Effectiveness based Aggregation Time Allocation algorithm for Wireless Sensor Networks

Measuring network performance of swarm power aware routing protocol for MANETs

Choosing Weights for IP Network Dimensioning Optimization

IPv6 conformance and interoperability testing

Accelerating network applications on X86-64 platforms