NDLI: Effect of the interprocessor communication mechanism on performance of a parallel processor system

Content Provider	IEEE Xplore Digital Library
Author	Kim, J.H. O'Grady, E.P.
Copyright Year	1989
Description	Author affiliation: Electron. & Telecommun. Res. Inst., Daejon, Chungnam, South Korea (Kim, J.H.)
Abstract	The effect of the interprocessor communication (IPC) mechanism on system performance in a multiple-instruction-stream-multiple-data-stream (MIMD) parallel-processor system is investigated. The architecture and a high-level implementation are specified for a parallel-processor system which uses multiple horizontal and vertical buses to interconnect processing elements. A software simulator is developed to support evaluation of systems based on the architecture, and experiments are conducted with the simulator to evaluate system performance. As a basis for comparison simulations are also conducted for the architecture and implementation of a single-bus parallel-processor system derived from the horizontal/vertical-bus system. The experiments deal with the parallel solution of a five-body problem; system performance is measured as processor speed, and IPC mechanism speeds are varied independently over a wide range. The results demonstrate the significant effects on performance of both the problem partition and the relative speeds of the processors and the IPC mechanism; they also demonstrate the extent to which the multiple-bus architecture provides higher performance than the single-bus architecture in this application.<>
Starting Page	64
Ending Page	68
File Size	418804
Page Count	5
File Format	PDF
ISBN	081861918X
DOI	10.1109/PCCC.1989.37362
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-03-22
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture System performance Kernel Communication system control Application software Control systems Software performance Velocity measurement Process control Problem-solving
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in