NDLI: RAM: A system for health resources allocation

Content Provider	IEEE Xplore Digital Library
Author	Rafanelli, M. Ferri, F. Guerra, R. Maceratini, R. Pourabbas, E.
Copyright Year	1992
Description	Author affiliation: Istit. Superiore di Sanita, viale Regina Elena 299,00161 Roma (Guerra, R.) \|\| IV Clinica Chirurgica, Fac. di Medicina, Univ. di Roma La Sapienza, viale del Policlinico, 00161 Roma (Maceratini, R.) \|\| Ist. di Analisi dei Sistemi ed Informatica, CNR, viale Manzoni 30, 00185 Roma (Rafanelli, M.; Pourabbas, E.) \|\| Dipart. di Informatica e Sistemistica, Univ. di Roma La Sapienza, via Salaria 113, 00198 Roma (Ferri, F.)
Abstract	One of the major challenges faced by any health administration is the optimal allocation and use of health resources (human resource include) within a system where their availability is limited with the final aim of decreasing morbidity and mortality from disease burden. The present work describes a system: RAM (Resource Allocation Model) for the allocation of health resources in a defined region. The system considers different phases: acquisition of the information regarding geographical and meteorological data, demographic, socio-cultural and epidemiological data, health status of the population, existing resources, etc. Starting from these data, the system plans and suggests an allocation of health resources, fixing the goals to obtain (with a given budget, to reduce the incidence of one or more diseases, or with a given percentage of reduction of the incidence factor of a given disease, to evaluate the budget needed to obtain this goal).
Starting Page	1193
Ending Page	1194
File Size	124520
Page Count	2
File Format	PDF
ISBN	0780307852
DOI	10.1109/IEMBS.1992.5761446
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-10-29
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Random access memory Economics Diseases
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pseudo Random Access Memory System With CCD-SR And MOS RAM On A Chip

Fairness in Resource Allocation in a System of Systems

A heterogeneous design methodology for STT-RAM memory system of mobile SoC

Index compression is good, especially for random access

Exploratory study of Resistive Random Access Memory (R-RAM) scaling beyond 10nm

Surface-charge RAM system

A nondestructive self-reference scheme for Spin-Transfer Torque Random Access Memory (STT-RAM)

A 64Kb static RAM

CRAMES: compressed RAM for embedded systems

RAM: A system for health resources allocation

Similar Documents

Pseudo Random Access Memory System With CCD-SR And MOS RAM On A Chip

Fairness in Resource Allocation in a System of Systems

A heterogeneous design methodology for STT-RAM memory system of mobile SoC

Index compression is good, especially for random access

Exploratory study of Resistive Random Access Memory (R-RAM) scaling beyond 10nm

Surface-charge RAM system

A nondestructive self-reference scheme for Spin-Transfer Torque Random Access Memory (STT-RAM)

A 64Kb static RAM

CRAMES: compressed RAM for embedded systems

RAM: A system for health resources allocation