NDLI: The use of inverse layout trees for hierarchical design verification

Content Provider	IEEE Xplore Digital Library
Author	Hedenstierna, N. Jeppson, K.O.
Copyright Year	1988
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Chalmers Univ. of Technol., Goteborg, Sweden (Hedenstierna, N.; Jeppson, K.O.)
Abstract	The authors present the inverse layout tree as a means of performing fully hierarchical design verification without any restrictions on subcell overlaps. This provides a fast and general method of marking design rule errors or extracted devices at the correct hierarchical level. The inverse layout tree for each element is built up as layout data is processed from the bottom up. When layout processing is completed one can go through the layout again and use the inverse layout trees to determine the most appropriate cell for each element. New elements formed as layout from different cells overlap can now be placed at the lowest level of hierarchy where they always appear instead of being indiscriminately incorporated in the parent cell. The method preserves the original hierarchy to the greatest possible extent. The method has been implemented in the corner-based design-rule checker and circuit extractor, Corny. As an important example it is shown that logical DIFF (ANDNOT) operations between layers can be performed fully hierarchically.<>
Starting Page	534
Ending Page	537
File Size	320419
Page Count	4
File Format	PDF
ISBN	0818608692
DOI	10.1109/ICCAD.1988.122565
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-11-07
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Data mining Design methodology Very large scale integration Error correction Design engineering Solid state circuits Solid state circuit design Computer errors Displays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The Use of Inverse Layout Trees for Hierarchical Design Rule Checking

A Low Cost Hierarchical System for VLSI Layout and Verification

A novel circuit extraction tool based on X-Spans and Y-Spans

Correcting multiple design errors in digital VLSI circuits

Methods for automatic design error correction in sequential circuits

Design Integrity and Immunity Checking: A New Look at Layout Verification and Design Rule Checking

Automatic VLSI Layout Verification

Layout extraction and verification methodology for CMOS I/O circuits

A circuit extractor based on a novel method to represent layout regions

The use of inverse layout trees for hierarchical design verification

Similar Documents

The Use of Inverse Layout Trees for Hierarchical Design Rule Checking

A Low Cost Hierarchical System for VLSI Layout and Verification

A novel circuit extraction tool based on X-Spans and Y-Spans

Correcting multiple design errors in digital VLSI circuits

Methods for automatic design error correction in sequential circuits

Design Integrity and Immunity Checking: A New Look at Layout Verification and Design Rule Checking

Automatic VLSI Layout Verification

Layout extraction and verification methodology for CMOS I/O circuits

A circuit extractor based on a novel method to represent layout regions

The use of inverse layout trees for hierarchical design verification