NDLI: Joint linear multi-sensor reception in downlink TD/CDMA

Please wait, while we are loading the content...

2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS)

2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS)

2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)

2011 18th IEEE International Conference on Electronics, Circuits, and Systems

2010 17th IEEE International Conference on Electronics, Circuits and Systems

2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)

2008 15th IEEE International Conference on Electronics, Circuits and Systems

2007 14th IEEE International Conference on Electronics, Circuits and Systems

2006 13th IEEE International Conference on Electronics, Circuits and Systems

2005 12th IEEE International Conference on Electronics, Circuits and Systems

Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004.

10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003

9th International Conference on Electronics, Circuits and Systems

ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)

ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445)

Volume 2 - 2000

Volume 1 - 2000

Reviewers' List

Novel output buffer designs for universal serial bus IC applications

Low voltage, high speed fully differential CMOS op amp

A high speed and low voltage BiCMOS tristate buffer with positive and negative charge pump

A new biasing method for CMOS preamplifier-shapers

New memory sense amplifier designs in CMOS technology

Design of A/D converters using current-mode standard cells

Reference voltage driver for low-voltage CMOS A/D converters

A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters

Dynamic element matching in D/A converters with restricted scrambling

A modular approach for high Q microwave CMOS active inductor design

0.25 /spl mu/m SOI technologies performance for low-power radio-frequency applications

An eight-sector wireless infrared receiver

Quantum MMIC: future and applications in RF circuits

A multimode extra high IF1 image rejection receiver for TDMA applications

Model-based coding of SAR and ultrasound images

Spreadsheet model for MorphoSys RC array

An object oriented model for multimedia objects

An object-oriented approach to system modeling and codesign for multimedia applications

A global routing model for universal switch box design

Iterative technique for approximate minimax design of complex digital FIR filters

Design of m-channel tree-structured filter banks with very low-complexity analysis filters

Design of a selective digital filter for a DAVIC compliant modem

Laguerre network design in complex domain

FIR filter mapping and performance analysis on MorphoSys

An integrated digital PWM DC/DC converter

A low-voltage CMOS multiplier and its application to a 900 MHz RF downconversion mixer

Low voltage SC TDM correlator for the extraction of time delay

New CMOS integrated pulse width modulator for voltage conversion applications

Very high-speed true random noise generator

A two-step quantization /spl Delta//spl Sigma/-modulator architecture with cascaded digital noise cancellation

Stability analysis of an adaptive structure for sigma delta modulation

Experimental circuit with current mode /spl Sigma//spl Delta/ modulators with switched transconductance

Improved demodulation using multichannel estimation under reduced rank constraint: experimental results

In-band microwave video distribution system (IB-MVDS): network architecture

Electrothermal model of multilayer structure for the design of GaAs integrated circuit devices

Joint linear multi-sensor reception in downlink TD/CDMA

AR-based method for change detection using dynamic cumulative sum

Design-oriented characterization of CMOS over the continuum of inversion level and channel length

A CAD tool for first hand CMOS circuit selection

An implementation scheme for a microprocessor emulator

Automatic design tool for submicron current steering logic libraries

The application of computational intelligence to Fourier transformation

A novel architecture for Walsh Hadamard transforms using distributed arithmetic principles

Vector radix algorithm for the 2-D NMNT

Fast computations on a low-cost DSP-based shared-memory multiprocessor system

A method for distributed unicast in hypercubes

Finite frequency test for Hurwitz 2-D polynomials

Negative resistance oscillators revisited

Novel precision full-wave rectifier

Stacked L-shaped probe fed microstrip antenna

Study and comparison of membership-set outer bounding

An algorithm for computing parameter bounds using prior information on physical parameter bounds

Signal processing algorithm for OFDM channel with impulse noise

An efficient multimodal variational analysis of cascaded asymmetric discontinuities

Full-wave characterization of open-end and gap discontinuities of coplanar striplines

Design of random number generators for the HIPERLAN/1 channel access mechanism

A 4 GHz fractional-N frequency synthesizer

A 12.5 GHz back-gate tuned CMOS voltage controlled oscillator

Delay oriented design methodology: application to the design of a VHF low power VLSI polyphase oscillator

Very short locking time PLL based on controlled gain technique

A novel architecture for sine-output direct digital frequency synthesizers using parabolic approximation

Calculational design of special purpose parallel algorithms

Formal development of a reconfigurable tool for parallel DNA matching

An algebraic approach to hardware/software partitioning

A scheduling framework for system-level estimation

Speaker-dependent automatic helium speech normalisation

An 8 Kb/s low-delay CELP speech coder

Speech encryption based on fast Fourier transform permutation

Color texture invariants for natural image recognition based on human visual system

Fingerprint identification software for forensic applications

Efficient high quality restoration of missing blocks in images

A new approach to object classification in binary images

Design and FPGA implementation of orthonormal discrete wavelet transforms

FPGA-based Internet protocol firewall chip

Design of novel macro-cells for next generation ASIC cell library

An OFDM timing synchronization ASIC

Frame detection in high bit-rate CMOS systems

An FPGA-based low-cost frame grabber for image processing applications

Fast techniques for time delay and Doppler estimation

Moving objects detection by block comparison

New parallel architecture of the DCT and its inverse for image compression

Isolated words recognition using neural networks

Nonlinear operator for multipath channel estimation in GPS receivers

Differential GPS performance: ground versus geostationary satellite

A content-based medical teaching file assistant for CT lung image retrieval

Efficient FPGA implementation of Gaussian noise generator for communication channel emulation

A VLSI architecture of 2D wavelet transforms

k-terminal reliability of communication networks

A new high output impedance current-mode universal filter with single input and three outputs using dual output CCIIs

Digitally tuned analog integrated filters using the R-2R ladder

A new technique to stabilize frequency and Q-variations due to temperature changes in g/sub m/-C filters in CMOS technology

DSP based sensorless control for induction motor using extended Kalman filter

Practical design considerations on lumped element filters for microwave applications

A calculus of signals

A BSP performance prediction model for parallel multigrid algorithms

Hume: a bounded time concurrent language

Formalising VERILOG

On efficient CPU-usage in a VLSI CAD-environment with application to circuit partitioning

Robust stability test for state-space models with structured uncertainty

A test pattern generation unit for memory NPSF built-in self test

Comparing defect coverage for current-mode logic and CMOS VLSI cells

Single and multiple fault diagnosis based on symbolic analysis and reduced set of observable points for linear analog circuits

Shape based alignment of 3-D volume slices

On the use of the redundant wavelet transform for multisensor image fusion

Ballistic oracle at military borders (B.O.M.B)

A vector coding with a compressive algorithm for natural images

Development of a power efficient image coding algorithm based on integer wavelet transform

Shape recognition based on wavelet-transform modulus maxima

A unified systolic array design for wavelet-based video codec

An alternative process for solid state power amplifiers using large S parameters

A 29 dBm 1.9 GHz class B power amplifier in a digital CMOS process

A polar linearisation system for RF power amplifiers

Amplifier's predistortion-based linearizers for forward-channel link broadband applications

A novel adaptive noise canceller with master-slave structure

An efficient low-bit rate adaptive mesh-based motion compensation technique

Pattern classification by the time adaptive self-organizing map

Adaptive robot contact planning and control

Behavioural synthesis of low power floating point CORDIC processors

An efficient verification method for a class of multi-phase sequential circuits

A top-down interactive behavioral synthesis environment

A complete specification and implementation methodology for high-level hardware transformations

Area time power estimation for FPGA based designs at a behavioral level

Robust image transmission using source adaptive modulation with diversity

Error-resilient video coding and application to telemedicine

Shot detection with multi-measures

Lighting change problem in shot detection

The effect of membership functions in fuzzy systems on the stability region

Fuzzy adaptive control: a hyperstability approach

Efficient representation of nonlinear functions by fuzzy controller design algorithms

Analog VLSI implementation of adaptive neuro-fuzzy inference systems

A programmable FIR filter using serial-in-time multiplication and canonic signed digit coefficients

Development of reusable serial FIR filters with reprogrammable coefficients designed for serial dataflow architectures

Using a parametric filter to average brainstem auditory evoked potentials

A nonlinear optimization by Lagrangian relaxations

Information processing in digital domain

Split-radix algorithm for the new Mersenne number transform

A tool for two's complement, bit-level, fixed-point simulation of digital filters

A hybrid parallel algorithm for digital image filtering applications

Pitch and formants extraction algorithm for speech processing

Electrocardiogram data compression algorithm based on the linear prediction of the wavelet coefficients

Energy consumption minimisation with new synthesis method

An effective output-oriented algorithm for low power multipartition architecture

Instruction scheduling for low power on dynamically variable voltage processors

High performance level restoration circuits for low-power reduced-swing interconnect schemes

Index of Authors

ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357)

1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196)

Proceedings of Third International Conference on Electronics, Circuits, and Systems

Joint linear multi-sensor reception in downlink TD/CDMA

Content Provider	IEEE Xplore Digital Library
Author	Ros, L. Farah, J. Arndt, M.
Copyright Year	2000
Description	Author affiliation: LIS-INPG, Saint Martin d'Heres, France (Ros, L.)
Abstract	In downlink TD/CDMA multiple access scheme through a multipath channel, the use of short complex codes permits the use of a strategy of joint detection. In this paper, we first use the Cross-spectral Matrix of the aliased coded channels to recall expressions and performances of Zero-Forcing linear multi-user detector through a selective channel, with or without fading. Average INSR and Bit Error Probability are then computed in indoor and pedestrian channel environments in order to show the great benefit of one or two supplementary sensors at the reception. We also describe a channel estimation method and its complexity.
Starting Page	152
Ending Page	155
File Size	373447
Page Count	4
File Format	PDF
ISBN	0780365429
DOI	10.1109/ICECS.2000.911506
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-12-17
Publisher Place	Lebanon
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Downlink Multiaccess communication Additive white noise Gaussian noise Additive noise Frequency Matched filters Channel estimation Noise cancellation Convolution
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in