NDLI: Palladium plating: A lead free finish for IC leadframes

Content Provider	IEEE Xplore Digital Library
Author	Abbott, D.C. Romm, D.W.
Copyright Year	1995
Description	Author affiliation: Attleboro Leadframe Div., Texas Instrum. Inc., Attleboro, MA, USA (Abbott, D.C.)
Abstract	Concern has grown recently over the amount of lead (Pb) used in electronic products and manufacturing environments. In response, the electronics industry has begun investigating alternatives to traditional tin/lead (Sn/Pb) solders. Several consortia are working to determine the feasibility of Pb-free solder alloys. In 1989 Texas Instruments introduced a revolutionary new leadframe finish to the semiconductor industry. This technology consists of a copper base metal leadframe plated with nickel and palladium. The palladium acts as an oxidation barrier for the nickel which is the soldered surface. This palladium finished leadframe has replaced conventional Sn/Pb coating for greater than 99% of TI's logic and linear devices. No Pb is used in the manufacture of the leadframe or in the assembly of the IC. Devices with TI's palladium lead finish have been identified as a primary test vehicle for Pb-free solders. Components with TI's Pd finish have no Sn/Pb on their surface to influence test results of Pb-free solders. Traditional Sn/Pb plated or dipped components can influence test results when evaluating Pb-free solders. When viable, Pb-free solders are identified and available, the next issue will be to remove Pb from the IC component. TI has more than 8 billion palladium plated devices in the field. TI's Ni/Pd plating technology is a Pb-free alternative for IC manufacturers and users who desire to use Pb-free processes.
Starting Page	1068
Ending Page	1072
File Size	524456
Page Count	5
File Format	PDF
ISBN	0780327365
DOI	10.1109/ECTC.1995.517823
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-05-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Palladium Environmentally friendly manufacturing techniques Tin Nickel Electronics industry Testing Semiconductor device manufacture Instruments Lead compounds Copper
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in