NDLI: Biographies

Please wait, while we are loading the content...

2015 37th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)

Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2014

2013 35th Electrical Overstress/Electrostatic Discharge Symposium

Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012

EOS/ESD Symposium Proceedings

Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010

2009 31st EOS/ESD Symposium

EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium

2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)

2006 Electrical Overstress/Electrostatic Discharge Symposium

2005 Electrical Overstress/Electrostatic Discharge Symposium

General chair's welcome

Table of contents

Selecting an appropriate esd protection for discrete RF power LDMOSTs

Diode-based tuned ESD protection for 5.25-GHz CMOS LNAs

ESD protection design with the low-leakage-current diode string for RF circuits in BiCMOS SiGe process

Class 3 HBM and class M4 MM ESD protected 5.5 GHz LNA in 90 nm RFCMOS using above-IC inductor

RF ESD protection strategies: Codesign vs. low-C protection

Analysis of ESD protection components in 65nm CMOS technology: Scaling perspective and impact on ESD design window

Physics and design optimization of ESD diode for 0.13μm PD-SOI technology

SCR operation mode of diode strings for ESD protection

ESD protection for advanced CMOS SOI technologies

Verification of CDM circuit simulation using an ESD evaluation circuit

The influence of high resistivity substrates on CMOS latchup robustness

Chip level layout and bias considerations for preventing neighboring I/O cell interaction-induced latch-up and inter-power supply latch-up in advanced CMOS technologies

The influence of implanted sub-collector on CMOS latchup robustness

Dependences of damping frequency and damping factor of bi-polar trigger waveforms on transient-induced latchup

Design automation to suppress cable discharge event (CDE) induced latchup in 90nm CMOS ASICs

Guard rings: Theory, experimental quantification and design

Voltages before and after current in HBM testers and real HBM

Transient voltage overshoot in TLP testing — Real or artifact?

Snapback device studies using multilevel TLP and multi-impedance TLP testers

Impact of the CDM tester ground plane capacitance on the DUT stress level

Partitioned HBM test — A new method to perform HBM tests on complex devices

Experience in HBM ESD testing of high pin count devices

Qualifying suppliers using ANSI/ESD S20.20

Characterizing automated handling equipment using discharge current measurements II

ESD control in automated placement process

Proposed test method to evaluate the safety of materials using spark incendivity

An alternative method to verify the quality of equipment grounding

Unifying factory ESD measurements and component ESD stress testing

EOS from soldering irons connected to faulty 120VAC receptacles

SoC — A real challenge for ESD protection?

Charge sensitivity analysis of multiple discharges in a three conductor system with small gaps

Evaluation on board-level noise filter networks to suppress transient-induced latchup under system-level ESD test

Cell phone GaAs power amplifiers: ESD, TLP, and PVS devices

ESD evaluation of the emerging MuGFET technology

A study of relation between a power supply ESD and parasitic capacitance

A low leakage low cost-PMOS based power supply clamp with active feedback for ESD protection in 65nm CMOS technologies

Problems with IO to all other IOs ESD stress test: Two case studies

On-Chip system ESD protection design for STN LCD drivers

A study of esd damage to a device inside a metal enclosure

Amplitude and asymmetry study using magnetoresistive sensitivity mapping (MSM) on manufacturing ESD failures and ESD simulation experiments

A second ESD threat for ESD sensitive devices with copper leads

EOS exposure of magnetic heads and assemblies in automated manufacturing

The thermodynamics of physical and magnetic changes to AMR sensors from EOS at variable pulse widths

A miniature charged plate for testing charge accumulation in hard disk drives

Tribocharging of materials used in tape heads and associated ESD damage

SCR based ESD protection in nanometer SOI technologies

Implementation of diode and bipolar triggered SCRs for CDM robust ESD protection in 90nm CMOS ASICs

Implementation of high VT turn-on in low-voltage SCR devices

Current detection trigger scheme for SCR based ESD protection of output drivers in CMOS technologies avoiding competitive triggering

A PNP-triggered SCR with improved trigger techniques for high-speed I/O ESD protection in deep sub-micron CMOS LSIs

Design and characterization of a high voltage SCR with high trigger current.

PMOSFET-based ESD protection in 65nm bulk CMOS technology for improved external latchup robustness

SOI lateral diode optimization for ESD protection in 130nm and 90nm technologies

Workshop and panel discussions

2005 Exhibitors list

History of the EOS/ESD symposium [1979-2005]

28th Annual EOS/ESD Symposium [cfp]

2004 Electrical Overstress/Electrostatic Discharge Symposium

2003 Electrical Overstress/Electrostatic Discharge Symposium

2002 Electrical Overstress/Electrostatic Discharge Symposium

2001 Electrical Overstress/Electrostatic Discharge Symposium

Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476)

Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396)

Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347)

Proceedings Electrical Overstress/Electrostatic Discharge Symposium

1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium

Electrical Overstress/Electrostatic Discharge Symposium Proceedings

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in