NDLI: A charge pump without overstress for standard cmos process with improved current driver capability

Content Provider	IEEE Xplore Digital Library
Author	Cruz, C. Filho, C. Lima, J.
Copyright Year	2008
Description	Author affiliation: Sch. of Electr. Eng., UNICAMP, Campinas, Brazil (Filho, C.) \|\| CT-PIM, Technol. & Inovation Center for the Ind. of Manaus, Manaus, Brazil (Cruz, C.; Lima, J.)
Abstract	Many charge pump structures that overcome gate-oxide overstress have been proposed in the last few years. Though they differ in the number of phases and in efficiency, they have almost the same current driver capability. A new charge pump without gate-oxide overstress, with a better current driver capability is proposed here. The new circuit is derived from a two-phase charge pump in order to inherit its efficiency. A four-stage structure of the proposed circuit has shown a driver current capability 40% better than the previous solutions. The proposed circuit is also faster than the previous charge pumps that overcome gate-oxide overstress.
Starting Page	618
Ending Page	622
File Size	455535
Page Count	5
File Format	PDF
ISBN	9781424424818
DOI	10.1109/EEEI.2008.4736606
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-03
Publisher Place	Israel
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Charge pumps CMOS process Driver circuits Voltage CMOS technology Capacitors MOS devices Immune system Diodes Clocks reliability charge pump overstress overdrive low power
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Charge Pump Circuit Without Overstress in Low-Voltage CMOS Standard Process

Power efficient charge pump circuit in standard twin-well CMOS technology

A charge pump circuit without gate-oxide overstress for standard CMOS technology and suitable for low-power applications

A CMOS Low Voltage Charge Pump

Improved charge pump circuits for standard CMOS technologies

Improved Charge Pump Circuits for Standard CMOS Technologies

A High Efficiency ALL-PMOS Charge Pump for Low-Voltage Operations

Double and triple charge pump design

A CMOS charge pump for low voltage operation

A charge pump without overstress for standard cmos process with improved current driver capability

Similar Documents

A Charge Pump Circuit Without Overstress in Low-Voltage CMOS Standard Process

Power efficient charge pump circuit in standard twin-well CMOS technology

A charge pump circuit without gate-oxide overstress for standard CMOS technology and suitable for low-power applications

A CMOS Low Voltage Charge Pump

Improved charge pump circuits for standard CMOS technologies

Improved Charge Pump Circuits for Standard CMOS Technologies

A High Efficiency ALL-PMOS Charge Pump for Low-Voltage Operations

Double and triple charge pump design

A CMOS charge pump for low voltage operation

A charge pump without overstress for standard cmos process with improved current driver capability