NDLI: Numerical simulation of the electrical current transport in a metal-ultra thin insulating layer-InP epitaxial layer junction

Content Provider	IEEE Xplore Digital Library
Author	Resplandor, R. Cova, P.
Copyright Year	1995
Description	Author affiliation: Depart. de Fisica, Escuela de Ciencias UDO, Cumana, Venezuela (Resplandor, R.; Cova, P.)
Abstract	A new approach to the numerical simulation of the electrical current transport in a tunnel MIS epitaxial diode was developed. The theoretical model proposed took into account a voltage dependence distribution of interface states and the effect of the interface states on the oxide potential and included the barrier lowering due to the image force, the hole and electron tunneling currents through the ultra thin insulating layer, the surface-state current, the minority-carrier diffusion current and exact formula for the generation-recombination current. The theoretical analysis shows that none of electrical current mechanisms could dominate over the entire voltage range studied in this work (-1.0 V/spl les/V/spl les/0.5 V). Therefore, all the current components must be included. The verification for our theory was done by comparing the value of the barrier height at zero bias (/spl phi//sub b0/) and the position of peak value of the rectification ratio, as a function of shallow dopant concentration (N/sub A/), with those reported in the literature and extracted from the I-V data. Excellent agreement between the experimental and numerical results strongly support the validity of our theoretical expression for the I-V characteristics. For an Au/p-InP epitaxial MIS diode, our results indicated that the values of /spl phi//sub b0/ is a linear function of the metal work function (/spl phi//sub m/).
Starting Page	369
Ending Page	373
File Size	356157
Page Count	5
File Format	PDF
ISBN	0780326725
DOI	10.1109/ICCDCS.1995.499179
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-12-12
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Numerical simulation Diodes Voltage Interface states Semiconductor process modeling Charge carrier processes Tunneling Insulation Data mining Gold
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in