NDLI: On applying the set covering model to reseeding

Content Provider	IEEE Xplore Digital Library
Author	Chiusano, S. Di Carlo, S. Prinetto, P. Wunderlich, H.-J.
Copyright Year	2001
Description	Author affiliation: Dipartimento di Autom. e Inf., Politecnico di Torino, Italy (Chiusano, S.)
Abstract	The Functional BIST approach is a rather new BIST technique based on exploiting embedded system functionality to generate deterministic test patterns during BIST. The approach takes advantages of two well-known testing techniques, the arithmetic BIST approach and the reseeding method. The main contribution of the present paper consists in formulating the problem of an optimal reseeding computation as an instance of the set covering problem. The proposed approach guarantees high flexibility, is applicable to different functional modules, and, in general, provides a more efficient test set encoding then previous techniques. In addition, the approach shorts the computation time and allows to better exploiting the tradeoff between area overhead and global test length as well as to deal with larger circuits.
Sponsorship	EDAA
Starting Page	156
Ending Page	160
File Size	499295
Page Count	5
File Format	PDF
ISBN	0769509932
ISSN	15301591
DOI	10.1109/DATE.2001.915017
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-03-13
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Built-in self-test System testing Circuit analysis computing Circuit faults Minimization World Wide Web Arithmetic Encoding Sequential analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Application of Sequential Test Set Compaction to LFSR Reseeding

On applying the set covering model to reseeding (2001).

Synthesis for arithmetic built-in self-test

A system for synthesis of sequential machines with built-in testability

The architecture of the GenTest sequential test generator

Optimized reseeding by seed ordering and encoding

Hybrid built-in self test (BIST) for sequential circuits

Design for autonomous test

On the identification of optimal cellular automata for built-in self-test of sequential circuits

On applying the set covering model to reseeding

Similar Documents

Application of Sequential Test Set Compaction to LFSR Reseeding

On applying the set covering model to reseeding (2001).

Synthesis for arithmetic built-in self-test

A system for synthesis of sequential machines with built-in testability

The architecture of the GenTest sequential test generator

Optimized reseeding by seed ordering and encoding

Hybrid built-in self test (BIST) for sequential circuits

Design for autonomous test

On the identification of optimal cellular automata for built-in self-test of sequential circuits

On applying the set covering model to reseeding