NDLI: State assignment for general FSM networks

Content Provider	IEEE Xplore Digital Library
Author	Jia-Jye Shen Hasan, Z. Ciesielski, M.J.
Copyright Year	1992
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA (Jia-Jye Shen; Hasan, Z.; Ciesielski, M.J.)
Abstract	A theoretical formulation of state assignment for general finite state machine (FSM) networks is presented. The goal is to assign binary codes to individual machines so as to satisfy the maximum number of constraints generated from all the machines of the network simultaneously. Using an earlier formulation of a state assignment problem for a single FSM, the state assignment for a general FSM network is formulated as a global input-output encoding problem and solved using the dichotomy covering approach. Given a set of conflict-free input and output constraints for the states/symbolic variables of all submachines, the proposed global dichotomy covering technique produces for each submachine an encoding which maintains the same number of product terms as in the symbolically minimized submachine and satisfies all encoding constraints using a minimum code length.<>
Starting Page	245
Ending Page	249
File Size	463274
Page Count	5
File Format	PDF
ISBN	0818626453
DOI	10.1109/EDAC.1992.205931
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-03-16
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Encoding Network topology Automata Logic Computer networks Binary codes Sequential circuits Digital control Control systems Digital systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Identification of IP Control Units by State Encoding

The maximum set of permissible behaviors for FSM networks

Low-power state assignment techniques for finite state machines

A semi-Gray encoding algorithm for low-power state assignment

A dynamic model for the state assignment problem

Input don't care sequences in FSM networks

Multi-level logic optimization of FSM networks

General Decomposition of Sequential Machines: Relationships to State Assignment

Bitwise encoding of finite state machines

State assignment for general FSM networks

Similar Documents

Identification of IP Control Units by State Encoding

The maximum set of permissible behaviors for FSM networks

Low-power state assignment techniques for finite state machines

A semi-Gray encoding algorithm for low-power state assignment

A dynamic model for the state assignment problem

Input don't care sequences in FSM networks

Multi-level logic optimization of FSM networks

General Decomposition of Sequential Machines: Relationships to State Assignment

Bitwise encoding of finite state machines

State assignment for general FSM networks