NDLI: Optimizing data placement for reducing shift operations on Domain Wall Memories

Content Provider	IEEE Xplore Digital Library
Author	Xianzhang Chen Sha, E.H.-M. Qingfeng Zhuge Penglin Dai Weiwen Jiang
Copyright Year	2015
Description	Author affiliation: Coll. of Comput. Sci., Chongqing Univ., Chongqing, China (Xianzhang Chen; Penglin Dai; Weiwen Jiang) \|\| Key Lab. of Dependable Service Comput. in Cyber Phys. Soc., Chongqing, China (Sha, E.H.-M.; Qingfeng Zhuge)
Abstract	Domain Wall Memory (DWM) using nanowire with data access port, exhibits extraordinary high density, low power leakage, and low access latency. These properties enable DWM to become an attractive candidate for replacing traditional memories. However, data accesses on DWM may require multiple shift operations before the port points to requested data, resulting in varying access latencies. Data placement, therefore, has a significant impact on the performance of data accesses on DWM. This paper studies compiler-based optimization techniques for data placement on DWM. To the authors' best knowledge, this is the first work addressing data placement problem on DWM. We present an efficient heuristic, called Grouping-Based Data Placement (GBDP), for the data placement problem of a given data access sequence on DWM. The experimental results show that GBDP has a significant performance improvement; for example, GBDP reduces 82% shift operations on an 8-port DWM compared with non-optimized approach.
Starting Page	1
Ending Page	6
File Size	369946
Page Count	6
File Format	PDF
ISBN	9781479980529
DOI	10.1145/2744769.2744883
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-08
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Ports (Computers) Magnetic tunneling Magnetic domain walls Joining processes Data models Magnetic domains Optimization Heuristic Domain Wall Memory Data Placement Shift Operation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimizing data placement for reducing shift operations on domain wall memories

Reducing shift penalty in Domain Wall Memory through register locality

Magnetic domain-wall racetrack memory for high density and fast data storage

High-speed and reliable domain wall motion device: Material design for embedded memory and logic application

Perspectives of racetrack memory based on current-induced domain wall motion: From device to system

Racetrack Memory: A high-performance, low-cost, non-volatile memory based on magnetic domain walls

Design and analysis of Racetrack memory based on magnetic domain wall motion in nanowires

Logic-in-memory based big-data computing by nonvolatile domain-wall nanowire devices

Racetrack memory based reconfigurable computing

Optimizing data placement for reducing shift operations on Domain Wall Memories

Similar Documents

Optimizing data placement for reducing shift operations on domain wall memories

Reducing shift penalty in Domain Wall Memory through register locality

Magnetic domain-wall racetrack memory for high density and fast data storage

High-speed and reliable domain wall motion device: Material design for embedded memory and logic application

Perspectives of racetrack memory based on current-induced domain wall motion: From device to system

Racetrack Memory: A high-performance, low-cost, non-volatile memory based on magnetic domain walls

Design and analysis of Racetrack memory based on magnetic domain wall motion in nanowires

Logic-in-memory based big-data computing by nonvolatile domain-wall nanowire devices

Racetrack memory based reconfigurable computing

Optimizing data placement for reducing shift operations on Domain Wall Memories