NDLI: Logic Design Automation of MOS Combinational Networks with Fan-In, Fan-Out Constraints

Content Provider	IEEE Xplore Digital Library
Author	El-ziq, Y.M.
Copyright Year	1978
Description	Author affiliation: Sperry Rand Corporation, Roseville, Minnesota (El-ziq, Y.M.)
Abstract	With the increasing complexity of current digital systems, many aspects have to be considered in the Logic design of these systems. Among them are the pin limitations, interconnections, power dissipation, testability, and fan-in, fan-out constraints. Since MOS (metal oxide semiconductor) is playing a major role in large scal integration (LSI), the problem of synthesis of MOS switching networks with large number of variables is very important. The main advantage of MOS over other forms of integrated circuits is the possibility of obtaining higher chip logic density. Long propagation delay limits MOS to low speed applications, however, speed can be improved by using advanced types of MOS as VMOS, DMOS and HMOS. An efficient algorithm for computer-aided synthesis of MOS combinational logic networks was presented in the 1977 Design Automation Conference. That algorithm considered some of the aspects need to be considered in the logic design process. These were pin limitations, interconnections, and testability. In this paper we present a new algorithm which incorporates, in addition to the aspects considered above, the fan-in, fan-out constraints. Designing digital systems with fan-in, fan-out constraints is vital for achieving proper operation of these systems - specifically speed and noise margin. A step-by-step description as well as a detailed synthesis example are given. Some of the steps of this algorithm were programmed in FORTRAN V on a SPERRY UNIVACTM 1108 computer. The effects of this kind of design on the network performance and testability are discussed. Finally, some future research problems in this area are presented.
Starting Page	240
Ending Page	249
File Size	672103
Page Count	10
File Format	PDF
DOI	10.1109/DAC.1978.1585180
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1978-06-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic design Design automation Network synthesis Digital systems Integrated circuit interconnections Integrated circuit synthesis Power system interconnection Power dissipation Circuit testing Large scale integration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Facilitating interconnect-based VLSI design

Logic design automation of MOS combinational networks with fan-in, fan-out constraints

A low power design on diffusive interconnection large-neighborhood cellular nonlinear network for giga-scale system application

A High Level Synthesis Tool for MOS Chip Design

The Impact of VLSI on System Power Requirements

Functional Testing Techniques for Digital LSI/VLSI Systems

Layout and test design of synchronous LSI circuits

Neural Network Based Macromodels for High Level Power Estimation

A variable-size parallel regenerator for long integrated interconnections

Logic Design Automation of MOS Combinational Networks with Fan-In, Fan-Out Constraints

Similar Documents

Facilitating interconnect-based VLSI design

Logic design automation of MOS combinational networks with fan-in, fan-out constraints

A low power design on diffusive interconnection large-neighborhood cellular nonlinear network for giga-scale system application

A High Level Synthesis Tool for MOS Chip Design

The Impact of VLSI on System Power Requirements

Functional Testing Techniques for Digital LSI/VLSI Systems

Layout and test design of synchronous LSI circuits

Neural Network Based Macromodels for High Level Power Estimation

A variable-size parallel regenerator for long integrated interconnections

Logic Design Automation of MOS Combinational Networks with Fan-In, Fan-Out Constraints