NDLI: Feasible two-way circuit partitioning with complex resource constraints

Content Provider	IEEE Xplore Digital Library
Author	Hsun-Cheng Lee Ting-Chi Wang
Copyright Year	2000
Description	Author affiliation: Dept. of Inf. & Comput. Eng., Chung Yuan Christian Univ., Chung Li, Taiwan (Hsun-Cheng Lee)
Abstract	We study in this paper the feasibility problem for two-way circuit partitioning subject to complex resource constraints. We first prove that the problem is in general NP-complete. We then consider two special cases of the problem, and present polynomial-time algorithms for them. Finally we give a backtracking algorithm to solve the general case. To reduce the run time and the storage space of the backtracking algorithm, an incremental flow computation technique is employed. For each algorithm presented in this paper, the corresponding experimental results are also given to support its efficiency. To the best of our knowledge, this paper is the first one to address the feasibility problem for two-way circuit partitioning with complex resource constraints.
Starting Page	435
Ending Page	440
File Size	763887
Page Count	6
File Format	PDF
ISBN	0780359739
DOI	10.1109/ASPDAC.2000.835139
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-01-25
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Partitioning algorithms Iterative algorithms Polynomials Very large scale integration Cost function Constraint optimization Area measurement Iterative methods Circuit simulation Simulated annealing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A placement algorithm for implementation of analog LSI/VLSI systems

Two-way graph partitioning by principal components

Bipartitioning circuits using TABU search

Faster and better spectral algorithms for multi-way partitioning

Two-way circuit partitioning by iterative improvement and logic perturbation

VLSI circuit partition using simulated annealing algorithm

Fuzzy simulated evolution algorithm for multi-objective optimization of VLSI placement

Two-way balance-tolerant partitioning based on fuzzy graph clustering for hierarchical design of VLSI systems

A new simultaneous partitioning and chip placement approach based on simulated annealing

Feasible two-way circuit partitioning with complex resource constraints

Similar Documents

A placement algorithm for implementation of analog LSI/VLSI systems

Two-way graph partitioning by principal components

Bipartitioning circuits using TABU search

Faster and better spectral algorithms for multi-way partitioning

Two-way circuit partitioning by iterative improvement and logic perturbation

VLSI circuit partition using simulated annealing algorithm

Fuzzy simulated evolution algorithm for multi-objective optimization of VLSI placement

Two-way balance-tolerant partitioning based on fuzzy graph clustering for hierarchical design of VLSI systems

A new simultaneous partitioning and chip placement approach based on simulated annealing

Feasible two-way circuit partitioning with complex resource constraints