NDLI: A Reliable 3D MLC PCM Architecture with Resistance Drift Predictor

Content Provider	IEEE Xplore Digital Library
Author	Jalili, M. Arjomand, M. Sarbazi-Azad, H.
Copyright Year	2014
Description	Author affiliation: Dept. of Comput. Eng., Sharif Univ. of Technol., Tehran, Iran (Jalili, M.; Arjomand, M.; Sarbazi-Azad, H.)
Abstract	In this paper, we study the problem of resistance drift in an MLC Phase Change Memory (PCM) and propose a solution to circumvent its thermally-affected accelerated rate in 3D CMPs. Our scheme is based on the observation that instead of alleviating the problem of resistance drift by using large margins or error correction codes, the PCM read circuit can be reconfigured for tolerating most of the resistance drift errors in a dynamic manner. Through detailed characterization of memory access patterns for 22 applications, we propose an efficient mechanism to facilitate such reliable read scheme via tolerating (a) early-cycle resistance drifts by using narrow margins so that considerably saving energy of writes and improving cell endurance, and (b) late-cycle resistance drifts by accurately estimating resistance thresholds that separate states for sensing. Evaluations on a true 3D architecture, consisting of a 4-core CMP and a banked 2-bit PCM memory, show that our proposal provides $10^{6}$ × lower error rate compared to the state-of-the-art designs of PCMs.
Starting Page	204
Ending Page	215
File Size	537138
Page Count	12
File Format	PDF
ISBN	9781479922338
DOI	10.1109/DSN.2014.31
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resistance Phase change materials Three-dimensional displays Computer architecture Microprocessors Temperature sensors Reliability Phase Change memory Resistance Drift Chip-Multiprocessor
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Variable Resistance Spectrum Assignment in Phase Change Memory Systems

Macromodeling a phase change memory (PCM) cell by HSPICE

A compression-based morphable PCM architecture for improving resistance drift tolerance

Tolerating Noise in MLC PCM with Multi-Bit Error Correction Code

Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system

Impact of resistance drift on multilevel PCM design

Cost-Effective Reliable MLC PCM Architecture Using Virtual Data Based Error Correction

Phase-change memory: Feasibility of reliable multilevel-cell storage and retention at elevated temperatures

MLC PRAM with SLC write-speed and robust read scheme

A Reliable 3D MLC PCM Architecture with Resistance Drift Predictor

Similar Documents

Variable Resistance Spectrum Assignment in Phase Change Memory Systems

Macromodeling a phase change memory (PCM) cell by HSPICE

A compression-based morphable PCM architecture for improving resistance drift tolerance

Tolerating Noise in MLC PCM with Multi-Bit Error Correction Code

Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system

Impact of resistance drift on multilevel PCM design

Cost-Effective Reliable MLC PCM Architecture Using Virtual Data Based Error Correction

Phase-change memory: Feasibility of reliable multilevel-cell storage and retention at elevated temperatures

MLC PRAM with SLC write-speed and robust read scheme

A Reliable 3D MLC PCM Architecture with Resistance Drift Predictor