NDLI: Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems

Content Provider	IEEE Xplore Digital Library
Author	Tamas-Selicean, D. Pop, P.
Copyright Year	2011
Abstract	In this paper we address the mapping of mixed-criticality hard real-time applications on distributed embedded architectures. We assume that the architecture provides both spatial and temporal partitioning, thus enforcing enough separation between applications. With temporal partitioning, each application runs in a separate partition, and each partition is allocated several time slots on the processors where the application is mapped. The sequence of time slots for all the applications on a processor are grouped within a Major Frame, which is repeated periodically. We assume that the applications are scheduled using static-cyclic scheduling. We are interested to determine the task mapping to processors, and the sequence and size of the time slots within the Major Frame on each processor, such that the applications are schedulable. We have proposed a Tabu Search-based approach to solve this optimization problem. The proposed algorithm has been evaluated using several synthetic and real-life benchmarks.
Starting Page	282
Ending Page	283
File Size	273411
Page Count	2
File Format	PDF
ISBN	9781457720055
e-ISBN	9780769545905
DOI	10.1109/PRDC.2011.42
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-12-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Optimization Benchmark testing Program processors Schedules Aerospace electronics Computer architecture mapping real-time mixed-criticality embedded partitioning
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems

Design Optimization of Mixed-Criticality Real-Time Applications on Cost-Constrained Partitioned Architectures

Cache design for mixed criticality real-time systems

Mixed-Criticality Scheduling upon Varying-Speed Processors

Mixed-Criticality Embedded Systems -- A Balance Ensuring Partitioning and Performance

Positive Handling the Low-Criticality Tasks in Mixed-Criticality Scheduling on Multiprocessors

Optimization of Partitioned Architectures to Support Soft Real-Time Applications

Architecture exploration for embedded processors

Multilayer Bus Optimization for Real-Time Embedded Systems

Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems

Similar Documents

Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems

Design Optimization of Mixed-Criticality Real-Time Applications on Cost-Constrained Partitioned Architectures

Cache design for mixed criticality real-time systems

Mixed-Criticality Scheduling upon Varying-Speed Processors

Mixed-Criticality Embedded Systems -- A Balance Ensuring Partitioning and Performance

Positive Handling the Low-Criticality Tasks in Mixed-Criticality Scheduling on Multiprocessors

Optimization of Partitioned Architectures to Support Soft Real-Time Applications

Architecture exploration for embedded processors

Multilayer Bus Optimization for Real-Time Embedded Systems

Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems