NDLI: Industrial Approach for Dependability

Content Provider	IEEE Xplore Digital Library
Author	Kanekawa, N.
Copyright Year	2010
Abstract	This presentation introduces author’s and (his affiliation’s) industrial approach for dependability. The author's affiliation has long history of dependable system technology starting with railway and nuclear power generation fields. The author proposed self-checking techniques and optimal time diversity method to maximize fault detection and recovery coverage to realize ultimate high-reliability at the middle of 1990’s. The technology established thus was applied to the railway control system such as electronic railroad crossing controllers starting with LSI (Large –Scale Integration Circuit) for ATP (Automatic Train Protection). The authors applied the ultimate high-reliable technologies to on-chip redundancy, which has redundant cores within one chip in 2000’s when multi-core processors which have plural processor cores within one chip appear as a result of development of high-density integration by the Moore’s Law. At the end of the presentation the author introduces X-by-Wire technology which challenges to control automotives with computer assistance as the latest application and the most prospective application of dependable LSI technology.
Starting Page	299
Ending Page	299
File Size	96100
Page Count	1
File Format	PDF
ISBN	9781424484478
ISSN	15505774
DOI	10.1109/DFT.2010.43
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-06
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Large scale integration Multicore processing Fault detection Diversity methods Rail transportation Electrical fault detection History X-by-Wire self-checking optimal time diversity fault detection coverage recovery coverage LSI Moore's Law
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fault detection and recovery coverage improvement by clock synchronized duplicated systems with optimal time diversity

New self-checking circuits by use of Berger-codes

Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding

LSI Product Quality and Fault Coverage

A new method for concurrent checking by use of a 1-out-of-4 code

Exploring microprocessor architectures for gigascale integration

An asynchronous totally self-checking two-rail code error indicator

Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale Integration

New Self-checking Output-Duplicated Booth Multiplier with High Fault Coverage for Soft Errors

Industrial Approach for Dependability

Similar Documents

Fault detection and recovery coverage improvement by clock synchronized duplicated systems with optimal time diversity

New self-checking circuits by use of Berger-codes

Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding

LSI Product Quality and Fault Coverage

A new method for concurrent checking by use of a 1-out-of-4 code

Exploring microprocessor architectures for gigascale integration

An asynchronous totally self-checking two-rail code error indicator

Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale Integration

New Self-checking Output-Duplicated Booth Multiplier with High Fault Coverage for Soft Errors

Industrial Approach for Dependability